A CMOS four-channel*1K time memory LSI with 1-ns/b resolution
暂无分享,去创建一个
A four-channel 1024-b time-to-digital converter chip, which records input signals to memory cells at 1-ns intervals, has been developed. To achieve 1-ns precision, the chip incorporates a feedback stabilized delay element. The chip was fabricated on a 5.0-mm*5.6-mm die using 0.8- mu m CMOS technology. It dissipates only 7 mW/channel under typical operating conditions. >
[1] T. K. Ohska,et al. 1.2 GHz GaAs shift register IC for dead-time-less TDC application , 1989 .
[2] Y. Arai,et al. A CMOS time to digital converter VLSI for high-energy physics , 1988, Symposium 1988 on VLSI Circuits.
[3] J. Van der Spiegel,et al. A time-to-voltage converter and analog memory for colliding beam detectors , 1989 .