μ Complexity : Estimating Processor Design Effort

Microprocessor design complexity is growing rapidly. As a result, current development costs for top of the line processors are staggering, and are doubling every 4 years. As we design ever larger and more complex processors, it is becoming increasingly difficult to estimate how much time it will take to design and verify them. To compound this problem, processor design cost estimation still does not have a quantitative approach. Although designing a processor is very resource consuming, there is little work measuring, understanding, and estimating the effort required. To address this problem, this paper introduces μComplexity, a methodology to measure and estimate processor design effort. μComplexity consists of three main parts, namely a procedure to account for the contributions of the different components in the design, accurate statistical regression of experimental measures using a nonlinear mixed-effects model, and a productivity adjustment to account for the productivities of different teams. We use μComplexity to evaluate a series of design effort estimators on several processor designs. Our analysis shows that the number of lines of HDL code, the sum of the fan-ins of the logic cones in the design, and a linear combination of the two metrics are good design effort estimators. On the other hand, power, area, frequency, number of flip-flops, and number of standard cells are poor estimators of design effort. We also show that productivity adjustments are necessary to produce accurate

[1]  Prabhakar Kudva,et al.  Metrics for structural logic synthesis , 2002, IWLS.

[2]  Andrew B. Kahng,et al.  METRICS: a system architecture for design process optimization , 2000, Proceedings 37th Design Automation Conference.

[3]  Tom DeMarco,et al.  Peopleware: Productive Projects and Teams , 1987 .

[4]  Barry W. Boehm,et al.  Software Engineering Economics , 1993, IEEE Transactions on Software Engineering.

[5]  William Fornaciari,et al.  Early estimation of the size of VHDL projects , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[6]  Todd Little,et al.  Value creation and capture: a model of the software development process , 2004, IEEE Software.

[7]  Corporate SPARC architecture manual - version 8 , 1992 .

[8]  Richard B. Brown,et al.  CGaAs PowerPC FXU , 2000, Proceedings 37th Design Automation Conference.

[9]  Sanjay J. Patel,et al.  Characterizing the effects of transient faults on a high-performance processor pipeline , 2004, International Conference on Dependable Systems and Networks, 2004.

[10]  Roger M. Goodall,et al.  Long Term Productivity Mechanisms of the Semiconductor In-dustry , 2002 .

[11]  Eric R. Ziegel,et al.  Generalized Linear Models , 2002, Technometrics.

[12]  L. Skovgaard NONLINEAR MODELS FOR REPEATED MEASUREMENT DATA. , 1996 .