μ Complexity : Estimating Processor Design Effort
暂无分享,去创建一个
Jose Renau | Josep Torrellas | Brian Greskamp | Cyrus Bazeghi | Francisco J. Mesa-Martinez | J. Torrellas | B. Greskamp | Jose Renau | C. Bazeghi | F. Mesa-Martinez
[1] Prabhakar Kudva,et al. Metrics for structural logic synthesis , 2002, IWLS.
[2] Andrew B. Kahng,et al. METRICS: a system architecture for design process optimization , 2000, Proceedings 37th Design Automation Conference.
[3] Tom DeMarco,et al. Peopleware: Productive Projects and Teams , 1987 .
[4] Barry W. Boehm,et al. Software Engineering Economics , 1993, IEEE Transactions on Software Engineering.
[5] William Fornaciari,et al. Early estimation of the size of VHDL projects , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[6] Todd Little,et al. Value creation and capture: a model of the software development process , 2004, IEEE Software.
[7] Corporate. SPARC architecture manual - version 8 , 1992 .
[8] Richard B. Brown,et al. CGaAs PowerPC FXU , 2000, Proceedings 37th Design Automation Conference.
[9] Sanjay J. Patel,et al. Characterizing the effects of transient faults on a high-performance processor pipeline , 2004, International Conference on Dependable Systems and Networks, 2004.
[10] Roger M. Goodall,et al. Long Term Productivity Mechanisms of the Semiconductor In-dustry , 2002 .
[11] Eric R. Ziegel,et al. Generalized Linear Models , 2002, Technometrics.
[12] L. Skovgaard. NONLINEAR MODELS FOR REPEATED MEASUREMENT DATA. , 1996 .