论文信息 - A digital background calibration technique for pipelined analog-to-digital converters

A digital background calibration technique for pipelined analog-to-digital converters

A new background calibration technique for pipelined analog-to-digital converters is proposed. By dividing the step sizes of the multiplying digital-to-analog converter (MDAC) in a pipeline stages and injecting a random signal into the MDAC, it is possible to calibrate a pipeline stage without interrupting the normal analog-to-digital operation. The calibration can eliminate the nonlinear effects due to the MDAC's gain error, input offset voltage, and output errors in the digital-to-analog conversion.

Hung-Chih Liu | Jieh-Tsorng Wu | Zwei-Mei Lee

[1] A. Karanicolas,et al. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[2] Ian Galton. Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .

[3] Un-Ku Moon,et al. A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[4] Bruce A. Wooley,et al. A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter , 1998 .

[5] John B. Shoven,et al. I , Edinburgh Medical and Surgical Journal.

[6] Randall L. Geiger,et al. An architecture and an algorithm for fully digital correction of monolithic pipelined ADCs , 1995 .