A novel dead time elimination strategy with zero crossing enhancement for voltage inverters

This paper presents a new dead-time elimination method for a voltage inverter model. This method needs to measure the terminal voltage of power devices by a low voltage detector circuit connected in parallel to each device. The proposed technique enables us to decrease the current total harmonic distortion and improve the current profile during zero crossing. This method is simple and it can be easily extensible for multilevel inverter models. Theoretical and simulation results are presented in this article.

[1]  Russel J. Kerkman,et al.  Pulse based dead time compensator for PWM voltage inverters , 1995, Proceedings of IECON '95 - 21st Annual Conference on IEEE Industrial Electronics.

[2]  P. Krein,et al.  IGBT and Diode Loss Estimation Under Hysteresis Switching , 2012, IEEE Transactions on Power Electronics.

[3]  J. Talla,et al.  Elimination of dead-time effect causing current distortion of single-phase power converters , 2012, 2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC).

[4]  Bantval J. Baliga,et al.  The future of power semiconductor device technology , 2001, Proc. IEEE.

[5]  K. Matsuse,et al.  Dead-time effect and its compensation in common-mode voltage elimination of PWM inverter with auxiliary inverter , 2010, The 2010 International Power Electronics Conference - ECCE ASIA -.

[6]  Xin Yang,et al.  Dead-time minimisation using active voltage control gate drive for high-power IGBT converters , 2012, IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society.

[7]  Qiang Gao,et al.  Mixed PWM for Dead-Time Elimination and Compensation in a Grid-Tied Inverter , 2011, IEEE Transactions on Industrial Electronics.

[8]  Ryuzo Ueda,et al.  Experimental results and their simplified analysis on instability problems in PWM inverter induction motor drives , 1989 .

[9]  R. Echavarria,et al.  Elimination of dead time effects in three phase inverters , 1996, V IEEE International Power Electronics Congress Technical Proceedings, CIEP 96.

[10]  Yong-Kai Lin,et al.  Dead-Time Elimination of PWM-Controlled Inverter/Converter Without Separate Power Sources for Current Polarity Detection Circuit , 2009, IEEE Transactions on Industrial Electronics.

[11]  Bin Chen,et al.  A novel IGBT gate driver to eliminate the dead-time effect , 2005, Fourtieth IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005..

[12]  Yen-Shin Lai,et al.  Optimal common-mode Voltage reduction PWM technique for inverter control with consideration of the dead-time effects-part I: basic development , 2004 .