Binding, Allocation and Floorplanning in Low Power High-Level Synthesis

This work is a contribution to high level synthesis for lowpower systems.While device feature size decreases, interconnectpower becomes a dominating factor.Thus it is importantthat accurate physical information is used during high-level synthesis.We propose a new power optimisation algorithm for RT-levelnetlists.The optimisation performs simultaneously slicing-treestructure-based floorplanning and functional unit binding andallocation.Since floorplanning, binding and allocation can use theinformation generated by the other step, the algorithm can greatlyoptimise the interconnect power.Compared to interconnect unawarepower optimised circuits, it shows that interconnect powercan be reduced by an average of 41.2%, while reducing overallpower by 24.1% on an average.The functional unit power remainsnearly unchanged.These optimisations are not achieved atthe expense of area.

[1]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[2]  Martin D. F. Wong,et al.  Floorplanning for low power designs , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[3]  Martin D. F. Wong,et al.  A New Algorithm for Floorplan Design , 1986, 23rd ACM/IEEE Design Automation Conference.

[4]  Jan M. Rabaey,et al.  Low-power architectural synthesis and the impact of exploiting locality , 1996, J. VLSI Signal Process..

[5]  Eike Schmidt,et al.  A new parameterizable power macro-model for datapath components , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[6]  Louis Scheffer A roadmap of CAD tool changes for sub-micron interconnect problems , 1997, ISPD '97.

[7]  Martin D. F. Wong,et al.  Simultaneous functional-unit binding and floorplanning , 1994, ICCAD '94.

[8]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  Eike Schmidt,et al.  System level optimization and design space exploration for low power , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[10]  Massoud Pedram,et al.  Register Allocation and Binding for Low Power , 1995, 32nd Design Automation Conference.

[11]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[12]  Niraj K. Jha,et al.  SCALP: an iterative-improvement-based low-power data path synthesis system , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Dirk Stroobandt,et al.  The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Eike Schmidt,et al.  Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Niraj K. Jha,et al.  Interconnect-aware high-level synthesis for low power , 2002, ICCAD 2002.

[16]  Niraj K. Jha,et al.  An iterative improvement algorithm for low power data path synthesis , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).