A novel approach to design decimal to BCD encoder with reversible logic

Encoder circuits are vital component of an electronic computer system. Encoders are generally used for the conversion of a 2" bit number into the n bit number. Applications of encoders can be visualized as keyboard encoder on widespread use. Design of an optimized encoder circuit with the concept of reversible logic is the main outcome of this research paper. The concept of reversible logic has become burgeoning tool for the designing of efficient digital circuits with low power dissipation. This paper provides a possible approaches to design a decimal to BCD encoder using reversible logic gates. Optimization of the circuit has been explored on the basis of minimization of some performance parameters such as number of reversible logic gates used in the designing, garbage outputs generated during the operation of the circuit and quantum cost of the circuit.

[1]  N. Ranganathan,et al.  Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs , 2010, JETC.

[2]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[3]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[4]  R. Feynman.  Quantum mechanical computers , 1986 .

[5]  Atal Chaudhuri,et al.  Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder/Subtractor and Match Logic , 2011 .

[6]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[7]  A. A. Hatkar,et al.  ASIC Design of Reversible Multiplier Circuit , 2014, 2014 International Conference on Electronic Systems, Signal Processing and Computing Technologies.

[8]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[9]  Alva,et al.  Design of Testable Reversible Sequential Circuits , 2014 .

[10]  Hafiz Md. Hasan Babu,et al.  An efficient approach for designing a reversible fault tolerant n-bit carry look-ahead adder , 2013, 2013 IEEE International SOC Conference.

[11]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[12]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[13]  V. Santhi,et al.  A DISTINGUISH BETWEEN REVERSIBLE AND CONVENTIONAL LOGIC , 2012 .

[14]  Michael P. Frank,et al.  Introduction to reversible computing: motivation, progress, and challenges , 2005, CF '05.

[15]  M.B. Srinivas,et al.  Novel design and reversible logic synthesis of multiplexer based full adder and multipliers , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[16]  H. Sinha,et al.  Design of Fault Tolerant Reversible Multiplier , 2012 .

[17]  M. Morris Mano,et al.  Digital Logic and Computer Design , 1979 .

[18]  N. Ranganathan,et al.  A novel optimization method for reversible logic circuit minimization , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[19]  Neeta Pandey,et al.  Realization of 2:4 reversible decoder and its applications , 2014, 2014 International Conference on Signal Processing and Integrated Networks (SPIN).

[20]  Yu Pang,et al.  A BCD priority encoder designed by reversible logic , 2012, 2012 International Conference on Wavelet Active Media Technology and Information Processing (ICWAMTIP).

[21]  Hardik Shah,et al.  Implementation of high speed low power combinational and sequential circuits using reversible logic , 2014, 2014 International Conference on Advances in Electrical Engineering (ICAEE).

[22]  A. G. Rao,et al.  Design of low power comparator circuit based on reversible logic technology , 2013, 2013 1st International Conference on Emerging Trends and Applications in Computer Science.