An optimized adder accumulator for high speed MACs

A novel architecture of adder with accumulation register here called adder accumulator (AAC) is presented. When used for the implementation of a MAC, it drastically reduces the delay of the final adder portion with a very small extra area consumption. The novel architecture merges the adder block and the accumulator register present in the MAC operator furnishing the possibility to use two separate n/2 bit adders instead of the n bit adder generally employed to accumulate the n bit MAC result

[1]  Stefania Perri,et al.  Speed-efficient wide adders for VIRTEX FPGAs , 2002, 9th International Conference on Electronics, Circuits and Systems.

[2]  A. R. Cooper.  Parallel architecture modified Booth multiplier , 1988 .

[3]  F. Elguibaly,et al.  A fast parallel multiplier-accumulator using the modified Booth algorithm , 2000 .

[4]  Yuke Wang,et al.  A unified adder design , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[5]  Margaret Martonosi,et al.  Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques , 2000, IEEE Trans. Computers.