Residue arithmetic bases for reducing delay variation

In this paper the utilization of Residue Number System (RNS) is investigated as a tool for variation-tolerant design. In particular circuits using various RNS bases are compared in terms of their sensitivity to the variation of process parameters. Furthermore, RNS advantages are quantitatively illustrated by considering a timing model. It is shown that for bases where all moduli channels are candidates to contain the critical path of the RNS circuit, the delay variation is reduced upto 86% when compared to the equivalent binary structures.

[1]  F. J. Taylor,et al.  Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[2]  Jamil Kawa,et al.  Design for Manufacturability and Yield for Nano-Scale CMOS , 2007, Series on Integrated Circuits and Systems.

[3]  Sergio Lopez-Buedo,et al.  RNS-enabled digital signal processor design , 2002 .

[4]  Gian Carlo Cardarilli,et al.  Tradeoffs between residue number system and traditional FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Sani R. Nassif,et al.  Modeling and analysis of manufacturing variations , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[6]  A. S. Madhukumar,et al.  Enhanced architecture for residue number system-based CDMA for high-rate data transmission , 2004, IEEE Transactions on Wireless Communications.

[7]  Vassilis Paliouras,et al.  A Low-Complexity High-Radix RNS Multiplier , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Vassilis Paliouras,et al.  Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units , 2009, PATMOS.

[9]  Vassilis Paliouras,et al.  Variation-tolerant Design Using Residue Number System , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[10]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[11]  Kia Bazargan,et al.  Fast and Accurate Statistical Criticality Computation Under Process Variations , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Sani R. Nassif,et al.  Design for Manufacturability and Statistical Design - A Constructive Approach , 2007, Series on integrated circuits and systems.

[13]  Nikolay Rubanov,et al.  An information theoretic framework to compute the MAX/MIN operations in parameterized statistical timing analysis , 2009, 2009 10th International Symposium on Quality Electronic Design.

[14]  Lajos Hanzo,et al.  Adaptive redundant residue number system coded multicarrier modulation , 2000, IEEE Journal on Selected Areas in Communications.

[15]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.