Partial Scan with Retiming
暂无分享,去创建一个
[1] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[2] Janak H. Patel,et al. A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[3] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[4] S.M. Reddy,et al. On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[5] K.-T. Cheng,et al. A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.
[6] John P. Fishburn. A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between , 1991, DAC '90.
[7] Huiyan Wang,et al. The ttl data book for design engineers , 1981 .
[8] Janak H. Patel,et al. HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..
[9] Kwang-Ting Cheng,et al. Timing-driven partial scan , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[10] Hans-Joachim Wunderlich,et al. The pseudoexhaustive test of sequential circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Arno Kunzmann,et al. An analytical approach to the partial scan problem , 1990, J. Electron. Test..
[12] Melvin A. Breuer,et al. The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.
[13] Janak H. Patel,et al. An optimization based approach to the partial scan design problem , 1990, Proceedings. International Test Conference 1990.