End-to-end testability analysis and DfT insertion for mixed-signal paths

Increasing system complexity and test cost demands new system-level solutions for mixed-signal systems. In this paper, we present a testability analysis and DfT insertion methodology for end-to-end mixed-signal paths. Based on behavioral models and path analysis, testability problems in the path are determined and classified in terms of their bottleneck. Possible solutions to each problem are identified. The DfT insertion problem is then formulated as a min-cost set cover problem to achieve the most cost-efficient solution. In experimental results where test point insertion is used as the DfT approach, nearly 50% reduction in the overall DfT overhead is achieved.

[1]  Sule Ozev,et al.  Automated test development and test time reduction for RF subsystems , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  J. Huisman.  The Netherlands , 1996, The Lancet.

[3]  Sule Ozev,et al.  Statistical Tolerance Analysis for Assured Analog Test Coverage , 2003, J. Electron. Test..

[4]  Sule Ozev,et al.  Automated System-Level Test Development for Mixed-Signal Circuits , 2003 .

[5]  Abhijit Chatterjee,et al.  Fault-based automatic test generator for linear analog circuits , 1993, ICCAD.

[6]  Sule Ozev,et al.  System-level test synthesis for mixed-signal designs , 2001 .

[7]  John G. Proakis,et al.  Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..

[8]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[9]  Michael S. Heutmaker,et al.  An architecture for self-test of a wireless communication system using sampled IQ modulation and boundary scan , 1999, IEEE Commun. Mag..

[10]  Bozena Kaminska,et al.  Multifrequency Analysis of Faults in Analog Circuits , 1995, IEEE Des. Test Comput..

[11]  Dieter Luecking,et al.  A phase noise spectrum test solution for high volume mixed signal/wireless automatic test equipments , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[12]  Tadahiro Ohmi,et al.  Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[13]  Bozena Kaminska,et al.  Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).