Energy losses and DVFS effectiveness vs technology scaling

Purpose – This article aims to present complete analysis of energy losses in complementary metal-oxide semiconductor (CMOS) circuits and the effectiveness of dynamic voltage and frequency scaling (DVFS) as a method of energy conservation in CMOS circuits in variety of technologies. Energy efficiency in CMOS devices is an issue of highest importance with still continuing technology scaling. There are powerful tools for energy conservation in form of dynamic voltage scaling (DVS) and dynamic frequency scaling (DFS). Design/methodology/approach – Using analytical equations and Spice models of various technologies, energy losses are calculated and effectiveness of DVS and DFS is evaluated for every technology. Findings – Test showed that new dedicated technology for low static energy consumption can be as economical as older technologies. The dynamic voltage and frequency scaling are most effective when there is a dominance of dynamic energy losses in circuit. In case when static energy losses are comparable ...

[1]  Ireneusz Brzozowski,et al.  Power Dissipation Reduction During Synthesis of Two-Level Logic Based on Probability of Input Vectors Changes , 2005, PATMOS.

[2]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[3]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[4]  Ming Li,et al.  Review of advanced CMOS technology for post-Moore era , 2012 .

[6]  Steve Shao-Shiun Chung,et al.  An analytical threshold-voltage model of trench-isolated MOS devices with nonuniformly doped substrates , 1992 .

[7]  Ireneusz Brzozowski,et al.  A new approach to power estimation and reduction in CMOS digital circuits , 2008, Integr..

[8]  Ireneusz Brzozowski,et al.  Designing of low-power data oriented adders , 2014, Microelectron. J..

[9]  David Blaauw,et al.  Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  Robin Wilson,et al.  A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization , 2014, IEEE Journal of Solid-State Circuits.

[11]  Saurabh Dighe,et al.  A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling , 2011, IEEE Journal of Solid-State Circuits.

[12]  Andrzej Kos,et al.  Monitoring of power dissipated in microelectronic structures , 2001, Microelectron. Reliab..

[13]  Ke-Horng Chen,et al.  A Near-Optimum Dynamic Voltage Scaling (DVS) in 65-nm Energy-Efficient Power Management With Frequency-Based Control (FBC) for SoC System , 2012, IEEE Journal of Solid-State Circuits.