A 5–7 GHz current reuse and gm-boosted common gate low noise amplifier with LC based ESD protection in 32 nm CMOS

Scaling of minimum length of the MOSFET has improved its performance but has reduced the breakdown voltage which makes it prone to Electrostatic Discharge (ESD) damage. This work presents a low-power gm-boosted common gate (CG) ultra wideband (UWB) low noise amplifier (LNA) architecture, operating in the 5–7 GHz range, employing current-reuse technique with LC based Electrostatic Discharge (ESD) protection. Common gate topology supports wide band input matching and noise figure independent of operating frequency. A PMOS common source topology is used as the gm-boosting stage in order to reduce the noise figure and to remove the dependency of noise figure from the bias point. The gm-boosting stage and the amplifier share common bias current to reduce the power consumption of the LNA. A shunt inductor, series capacitor and power clamp are used for protecting the circuit from ESD damage. The ESD circuit is co-designed with the input matching network in order to reduce the area of the layout. The proposed topology has shown significant improvement in gain and noise figure with ESD protection.

[1]  Albert Wang.  On-Chip Esd Protection for Integrated Circuits: An IC Design Perspective , 2002 .

[2]  M. Jayakumar,et al.  Dependence of Substrate Resistance of RF MOSFET on the Performance of LNA at 60 GHz , 2012 .

[3]  Qiuzhen Wan,et al.  Design and analysis of a 3.1–10.6GHz UWB low noise amplifier with forward body bias technique , 2015 .

[4]  Haigang Feng,et al.  A new low-parasitic polysilicon SCR ESD protection structure for RF ICs , 2005, IEEE Electron Device Letters.

[5]  Z.M. Lin,et al.  An High Gain Low Noise Amplifier with Current-Reused Technique for UWB Applications , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[6]  Fernando Silveira,et al.  MOST Moderate–Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs , 2014, IEEE Transactions on Microwave Theory and Techniques.

[7]  M. Jayakumar,et al.  Design of CMOS based reconfigurable LNA at millimeter wave frequency using active load , 2014, 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies.

[8]  Ming-Hsien Tsai,et al.  Design of 60-GHz Low-Noise Amplifiers With Low NF and Robust ESD Protection in 65-nm CMOS , 2013, IEEE Transactions on Microwave Theory and Techniques.

[9]  Ming-Hsien Tsai,et al.  ESD-Protected K-Band Low-Noise Amplifiers Using RF Junction Varactors in 65-nm CMOS , 2011, IEEE Transactions on Microwave Theory and Techniques.

[10]  Sang-Gug Lee,et al.  A 5.2-GHz LNA in 0.35-μm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance , 2003, IEEE J. Solid State Circuits.

[11]  R. Gauthier,et al.  Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networks , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[12]  Chun-Chieh Chen,et al.  3.1–10.6 GHz ultra-wideband LNA design using dual-resonant broadband matching technique , 2013 .

[13]  R. Gauthier,et al.  Capacitance investigation of diode and GGNMOS for ESD protection of high frequency circuits in 45nm SOI CMOS technologies , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[14]  Hosein Alavi-Rad,et al.  A high-gain low-power 2–14 GHz ultra-wide-band CMOS LNA for wireless receivers , 2012 .

[15]  Steven H. Voldman.  ESD: Circuits and Devices , 2005 .

[16]  Po-Cheng Lin,et al.  A Low-Power Full-Band Low-Noise Amplifier for Ultra-Wideband Receivers , 2010, IEEE Transactions on Microwave Theory and Techniques.

[17]  Steven Thijs,et al.  Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[18]  Sheng-Fuh Chang,et al.  A Low-Power Ultra-Compact CMOS LNA with Shunt-Resonating Current-Reused Topology , 2008, 2008 European Microwave Integrated Circuit Conference.

[19]  S. M. Rezaul Hasan,et al.  A 3–5 GHz Current-Reuse $g_{m}$-Boosted CG LNA for Ultrawideband in 130 nm CMOS , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Chun-Yu Lin,et al.  Low-Capacitance SCR With Waffle Layout Structure for On-Chip ESD Protection in RF ICs , 2007, IEEE Transactions on Microwave Theory and Techniques.

[21]  D.J. Allstot,et al.  A g/sub m/-Boosted Current-Reuse LNA in 0.18/spl mu/m CMOS , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[22]  Haigang Feng,et al.  A review on RF ESD protection design , 2005, IEEE Transactions on Electron Devices.