Task assignment and scheduling in MPSoC under process variation: A stochastic approach

Nowadays, aggressive scaling in integrated circuits brings out new challenges such as increase in power density, temperature, and process variation in designing Multiprocessor Systems-on-Chip (MPSoC) employed in embedded systems. While most of the previous works attempt to mitigate the process variation effects in system design level, the eventual design still is inefficient and suffers from the variability of frequency and leakage power of processors in a MPSoC. In this paper, we formulate a MILP problem for variation-aware task assignment and scheduling to optimize power consumption while meeting the real-time constraints. To capture stochastic behavior of process variation, we employ chance-constrained programming technique to turn the problem into a corresponding stochastic optimization one that can be solved by typical solvers. Extensive experiments using E3S benchmarks have been carried out and the obtained results of the proposed method evince improvements compared to the baseline method in terms of performance-yield and run-time.

[1]  Hamid Noori,et al.  Scenario-based quasi-static task mapping and scheduling for temperature-efficient MPSoC design under process variation , 2014, Microprocess. Microsystems.

[2]  Maziar Goudarzi,et al.  Static statistical MPSoC power optimization by variation-aware task and communication scheduling , 2013, Microprocess. Microsystems.

[3]  Xiaoxia Wu,et al.  Variability-driven module selection with joint design time optimization and post-silicon tuning , 2008, 2008 Asia and South Pacific Design Automation Conference.

[4]  Xiaobo Sharon Hu,et al.  Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Narayanan Vijaykrishnan,et al.  Variation-aware task allocation and scheduling for MPSoC , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Qiang Xu,et al.  Performance yield-driven task allocation and scheduling for MPSoCs under process variation , 2010, Design Automation Conference.

[7]  David Blaauw,et al.  Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations , 2003, ICCAD 2003.

[8]  J. Torrellas,et al.  VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects , 2008, IEEE Transactions on Semiconductor Manufacturing.

[9]  Mahboobeh Ghorbani A variation and energy aware ILP formulation for task scheduling in MPSoC , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[10]  Taewhan Kim,et al.  Timing variation-aware task scheduling and binding for MPSoC , 2009, 2009 Asia and South Pacific Design Automation Conference.

[11]  Tajana Simunic,et al.  Temperature-aware MPSoC scheduling for reducing hot spots and gradients , 2008, 2008 Asia and South Pacific Design Automation Conference.

[12]  Maziar Goudarzi,et al.  Power-yield optimization in MPSoC task scheduling under process variation , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[13]  Kevin Skadron,et al.  Scaling with Design Constraints: Predicting the Future of Big Chips , 2011, IEEE Micro.

[14]  Sachin S. Sapatnekar,et al.  Prediction of leakage power under process uncertainties , 2007, TODE.

[15]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[16]  Sanghamitra Roy,et al.  Power-Performance Yield optimization for MPSoCs using MILP , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[17]  J. Torrellas,et al.  VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects , 2007 .