FPGA Architectural Research: A Survey
暂无分享,去创建一个
[1] William S. Carter,et al. Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.
[2] Stephen D. Brown,et al. Flexibility of interconnection structures for field-programmable gate arrays , 1991 .
[3] D. Jones,et al. A time-multiplexed FPGA architecture for logic emulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[4] Don Cherepacha,et al. DP-FPGA: An FPGA Architecture Optimized for Datapaths , 1996, VLSI Design.
[5] Jonathan Rose,et al. Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .
[6] Jon Frankle,et al. Iterative and adaptive slack allocation for performance-driven layout and FPGA routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[7] David M. Lewis,et al. Routing architectures for hierarchical field programmable gate arrays , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[8] Steven J. E. Wilton,et al. Architecture of Centralized Field-Configurable Memory , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[9] Jonathan Rose,et al. The effect of logic block architecture on FPGA performance , 1992 .
[10] Jonathan Rose,et al. CALL FOR ARTICLES IEEE Design & Test of Computers Special Issue on Microprocessors , 1996 .