Wiring Effect Optimization in 65-nm Low-Power NMOS

This letter investigates the wiring effect on RF performance in advanced 65-nm low-power CMOS technology. New designs are proposed to minimize the parasitic resistances and capacitances associated with the interconnects in the transistor. Compared with the standard multifinger devices provided by the foundry, the device with the optimized wiring parasitic capacitances and resistances presents improvement up to ~ 21% for fT (increased from 89 to 108 GHz) and ~ 22% for f max (increased from 130 to 159 GHz), respectively. The extracted equivalent circuit model parameters indicate that the proposed approach can effectively minimize the parasitic effects leading to improved RF performance of the advanced MOSFETs.

[1]  S.T. Nicolson,et al.  Methodology for Simultaneous Noise and Impedance Matching in W-Band LNAs , 2006, 2006 IEEE Compound Semiconductor Integrated Circuit Symposium.

[2]  T. Tatsumi,et al.  Geometry Optimization of Sub-100nm Node RF CMOS Utilizing Three Dimensional TCAD Simulation , 2006, 2006 European Solid-State Device Research Conference.

[3]  Hyungcheol Shin,et al.  A simple and analytical parameter-extraction method of a microwave MOSFET , 2002 .

[4]  Paul R. Gray,et al.  CMOS RF modeling for GHz communication IC's , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[5]  P.W.H. de Vreede,et al.  RF-CMOS Performance Trends , 2000, 30th European Solid-State Device Research Conference.

[6]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[7]  R. J. Havens,et al.  A calibrated lumped-element de-embedding technique for on-wafer RF characterization of high-quality inductors and high-speed transistors , 2003 .

[8]  D.B.M. Klaassen,et al.  A record high 150 GHz f/sub max/ realized at 0.18 /spl mu/m gate length in an industrial RF-CMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[9]  H. Ammo,et al.  Layout optimization of RF CMOS in the 90nm generation by a physics-based model including the multi-finger wiring effect , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[10]  Ali M. Niknejad,et al.  Low-Power mm-Wave Components up to 104GHz in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  T. Ohguro,et al.  Future perspective and scaling down roadmap for RF CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).