Transmission Line Pulse Test Method for Estimating SEB Performance of $n$ -Channel Lateral DMOS Power Transistors