Exploiting VLIW schedule slacks for dynamic and leakage energy reduction
暂无分享,去创建一个
[1] Mark C. Johnson,et al. Models and algorithms for bounds on leakage in CMOS circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Mark C. Toburen,et al. Scheduling for Low Power Dissipation in High Performance , 1998 .
[3] Kaushik Roy,et al. Low-Power CMOS VLSI Circuit Design , 2000 .
[4] Steven S. Muchnick,et al. Advanced Compiler Design and Implementation , 1997 .
[5] Scott Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 1992.
[6] G. Sohi,et al. A static power model for architects , 2000, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000.
[7] William J. Bowhill,et al. Design of High-Performance Microprocessor Circuits , 2001 .
[8] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.
[9] A. Klaiber. The Technology Behind Crusoe TM Processors Low-power x 86-Compatible Processors Implemented with Code Morphing , 2000 .
[10] Farid N. Najm,et al. A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[11] Luca Benini,et al. System-level power optimization: techniques and tools , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[12] Hiroto Yasuura,et al. Real-time task scheduling for a variable voltage processor , 1999, Proceedings 12th International Symposium on System Synthesis.
[13] Tadahiro Kuroda,et al. Threshold-Volgage control schemes through substrate-bias for low-power high-speed CMOS LSI design , 1996, J. VLSI Signal Process..
[14] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.