Integrating optimisation and simulation approaches for daily scheduling of assembly and test operations

The purpose of this paper is to show how the results of an optimisation model that can be integrated with the decisions made within a simulation model to schedule back-end operations in a semiconductor assembly and test facility. The problem is defined by a set of resources that includes machines and tooling, process plans for each product and the following four hierarchical objectives: minimise the weighted sum of key device shortages, maximise weighted throughput, minimise the number of machines used and minimise the makespan for a given set of lots in queue. A mixed integer programming model is purposed and first solved with a greedy randomised adaptive search procedure (GRASP). The results associated with the prescribed facility configuration are then fed to the simulation model written in AutoSched AP. However, due to the inadequacy of the options built into AutoSched, three new rules were created: the first two are designed to capture the machine set-up profiles provided by the GRASP and the third to prioritise the processing of hot lots containing key devices. The computational analysis showed that incorporating the set-up from the GRASP in dynamic operations of the simulation greatly improved its performance with respect to the four objectives.

[1]  Stephen C. Graves,et al.  Scheduling of re-entrant flow shops , 1983 .

[2]  Loo Hay Lee,et al.  Advances in simulation optimization and its applications , 2013 .

[3]  Yumin Deng,et al.  Scheduling Back-End Operations in Semiconductor Manufacturing , 2010, IEEE Transactions on Semiconductor Manufacturing.

[4]  Mauricio G. C. Resende,et al.  An Annotated Bibliography of Grasp Part I: Algorithms , 2022 .

[5]  Peter van Zant.  Microchip fabrication : a practical guide to semiconductor processing , 2004 .

[6]  Gerald Weigert,et al.  Simulation Based Scheduling System in a Semiconductor Backend Facility , 2006, Proceedings of the 2006 Winter Simulation Conference.

[7]  Qi Li,et al.  Hierarchical Capacity Planning With Reconfigurable Kits in Global Semiconductor Assembly and Test Manufacturing , 2007, IEEE Transactions on Automation Science and Engineering.

[8]  Jairo R. Montoya-Torres,et al.  A literature survey on the design approaches and operational issues of automated wafer-transport systems for wafer fabs , 2006 .

[9]  Christos D. Tarantilis,et al.  Dynamic modeling and control of supply chain systems: A review , 2008, Comput. Oper. Res..

[10]  Jatinder N. D. Gupta,et al.  A review of scheduling research involving setup considerations , 1999 .

[11]  Shih-Wei Lin,et al.  Efficient wafer sorting scheduling using a hybrid artificial immune system , 2014, J. Oper. Res. Soc..

[12]  Raghu Pasupathy,et al.  Simulation Optimization: A Concise Overview and Implementation Guide , 2013 .

[13]  Carlos F. Bispo,et al.  Managing Simple re-entrant Flow Lines: Theoretical Foundation and Experimental Results , 2001 .

[14]  John W. Fowler,et al.  Semiconductor Manufacturing Scheduling and Dispatching , 2006 .

[15]  R. Uzsoy,et al.  Tractable nonlinear production planning models for semiconductor wafer fabrication facilities , 2006, IEEE Transactions on Semiconductor Manufacturing.

[16]  Toshiya Kaihara,et al.  A proposal on optimized scheduling methodology and its application to an actual-scale semiconductor manufacturing problem , 2012 .

[17]  Barry L. Nelson,et al.  Empirical stochastic branch-and-bound for optimization via simulation , 2010, Proceedings of the 2010 Winter Simulation Conference.

[18]  Reha Uzsoy,et al.  A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .

[19]  Leyuan Shi,et al.  Maintaining constant WIP-regulation dynamics in production networks with autonomous work systems , 2009 .

[20]  Lionel Amodeo,et al.  New multi-objective method to solve reentrant hybrid flow shop scheduling problem , 2010, Eur. J. Oper. Res..

[21]  Jonathan F. Bard,et al.  Daily scheduling of multi-pass lots at assembly and test facilities , 2013 .

[22]  T KiranoudisChris,et al.  Dynamic modeling and control of supply chain systems , 2008 .

[23]  Jonathan F. Bard,et al.  A production scheduling heuristic for an electronics manufacturer with sequence-dependent setup costs , 2008, Eur. J. Oper. Res..

[24]  Appa Iyer Sivakumar.  Optimization of a cycle time and utilization in semiconductor test manufacturing using simulation based, on-line, near-real-time scheduling system , 1999, WSC '99.

[25]  John W. Fowler,et al.  Lot-to-order matching for a semiconductor assembly and test facility , 1999 .

[26]  Appa Iyer Sivakumar,et al.  Simulation based multiobjective schedule optimization in semiconductor manufacturing , 2002, Proceedings of the Winter Simulation Conference.

[27]  Jen-Shiang Chen,et al.  Minimizing makespan in reentrant flow-shops using hybrid tabu search , 2007 .

[28]  Yang Song,et al.  Bottleneck Station Scheduling in Semiconductor Assembly and Test Manufacturing Using Ant Colony Optimization , 2007, IEEE Transactions on Automation Science and Engineering.

[29]  Lin Danping,et al.  A review of the research methodology for the re-entrant scheduling problem , 2011 .

[30]  Stanley B. Gershwin.  Design and operation of manufacturing systems: the control-point policy , 2000 .