Advanced source/drain engineering for box-shaped ultrashallow junction formation using laser annealing and pre-amorphization implantation in sub-100-nm SOI CMOS

Source/drain (S/D) engineering for ideal box-shaped junction formation using laser annealing (LA) combined with pre-amorphization implantation (PAI) is proposed and implemented in device integration for sub-100-nm CMOS on an SOI substrate. Modeling analysis for the resistance component associated with junction profile abruptness demonstrates that a noticeable reduction in parasitic series resistance with technology generation can be achieved through junction profile slope engineering. From the experimental results of LA, it is found that PAI not only controls the ultrashallow junction depth precisely, but also reduces the laser energy fluence required for impurity activation. In addition, laser annealing energy can be further reduced by use of SOI substrates in the device integration, indicating the implementation feasibility of LA to CMOS integration with an enlarged process window margin. The proposed S/D engineering is verified by the sheet resistance of junctions and the fabricated device current characteristics exhibiting substantially improved short-channel performance with higher current capability due to the box-shaped junction profile as compared with conventional rapid thermally-annealed (RTA) devices.

[1]  T. E. Haynes,et al.  Physical mechanisms of transient enhanced dopant diffusion in ion-implanted silicon , 1997 .

[2]  H. Song,et al.  Numerical analysis of excimer-laser-induced melting and solidification of thin Si films , 1997 .

[3]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  P. Griffin,et al.  Indium transient enhanced diffusion , 1998 .

[5]  C. Riccobene,et al.  70 nm MOSFET with ultra-shallow, abrupt, and super-doped S/D extension implemented by laser thermal process (LTP) , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[6]  T. Sugii,et al.  Ultra-low contact resistance for deca-nm MOSFETs by laser annealing , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[7]  Characteristics of Boron and Arsenic Ultra-Shallow Junction Using Laser Annealing with Pre-Amorphization Implantation , 2000 .

[8]  Cheol-Min Park,et al.  Advanced model and analysis for series resistance in sub-100 nm CMOS including poly depletion and overlap doping gradient effect , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[9]  S. Talwar,et al.  Activation and deactivation studies of laser thermal annealed boron, arsenic, phosphorus, and antimony ultra-shallow abrupt junctions , 2000, 2000 International Conference on Ion Implantation Technology Proceedings. Ion Implantation Technology - 2000 (Cat. No.00EX432).

[10]  S. Talwar,et al.  An investigation of species dependence in germanium pre-amorphized and laser thermal annealed ultra-shallow abrupt junctions , 2000, 2000 International Conference on Ion Implantation Technology Proceedings. Ion Implantation Technology - 2000 (Cat. No.00EX432).

[11]  Differential thermal budget in laser processing: application to formation of titanium silicide , 2000, IEEE Electron Device Letters.

[12]  50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[13]  James D. Plummer,et al.  Material and process limits in silicon VLSI technology , 2001, Proc. IEEE.

[14]  D. M. Kim,et al.  Photonic high-frequency capacitance-voltage characterization of interface states in metal-oxide-semiconductor capacitors , 2002 .