A design flow tailored for self dynamic reconfigurable architecture

Dynamic reconfigurable embedded systems are gathering, day after day, an increasing interest from both the scientific and the industrial world. The need of a comprehensive tool which can guide designers through the whole implementation process is becoming stronger. In this paper the authors introduce a new design framework which amends this lack. In particular the paper describes the entire low level design flow onto which the framework is based.

[1]  David E. Taylor,et al.  Generalized RAD Module Interface Specification of the Field-programmable Port eXtender (FPX) Version 2.0 , 2001 .

[2]  Fernando Gehm Moraes,et al.  PADReH - a framework for the design and implementation of dynamically and partially reconfigurable systems , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[3]  Marco D. Santambrogio,et al.  Dynamic Reconfigurability in Embedded System Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Marco D. Santambrogio,et al.  Fast IP-Core Generation in a Partial Dynamic Reconfiguration Workflow , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[5]  Darran Nathan,et al.  A Self-Reconfigurable Computing Platform Hardware Architecture , 2004, ArXiv.

[6]  Heiko Kalte,et al.  Task placement for heterogeneous reconfigurable architectures , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[7]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[8]  Ulrich Rückert,et al.  A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs , 2002 .

[9]  John W. Lockwood,et al.  Dynamic hardware plugins in an FPGA with partial run-time reconfiguration , 2002, DAC '02.

[10]  Fabrizio Ferrandi,et al.  Operating system support for dynamically reconfigurable SoC architectures , 2005, Proceedings 2005 IEEE International SOC Conference.

[11]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[12]  Adronis Niyonkuru,et al.  Partial Configuration Design and Implementation Challenges on Xilinx Virtex FPGAs , 2005, ARCS Workshops.

[13]  Heiko Kalte,et al.  REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs , 2006, CF '06.

[14]  Tobias Becker,et al.  Modular dynamic reconfiguration in Virtex FPGAs , 2006 .

[15]  Fadi J. Kurdahi,et al.  A framework for reconfigurable computing: task scheduling and context management , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Fadi J. Kurdahi,et al.  Morphosys: case study of a reconfigurable computing system targeting multimedia applications , 2000, Proceedings 37th Design Automation Conference.

[17]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[18]  Marco D. Santambrogio,et al.  A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[19]  Jürgen Becker,et al.  An FPGA run-time system for dynamical on-demand reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[20]  D. Sciuto,et al.  Dynamic Reconfiguration: Core Relocation via Partial Bitstreams Filtering with Minimal Overhead , 2006, 2006 International Symposium on System-on-Chip.

[21]  Fabrizio Ferrandi,et al.  Exploiting partial dynamic reconfiguration for SoC design of complex application on FPGA platforms , 2005 .

[22]  Ulrich Rückert,et al.  System-on-programmable-chip approach enabling online fine-grained 1D-placement , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[23]  Fadi J. Kurdahi,et al.  Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..

[24]  Ulrich Rückert,et al.  REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[25]  Harvey F. Silverman,et al.  Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.

[26]  Philip James-Roxby,et al.  A Self-reconfiguring Platform , 2003, FPL.

[27]  Marco Platzner,et al.  Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks , 2004, IEEE Transactions on Computers.