论文信息 - A 45nm 24MB on-die L3 cache for the 8-core multi-threaded Xeon® Processor

A 45nm 24MB on-die L3 cache for the 8-core multi-threaded Xeon® Processor

The 24-way set associative 24MB 8-ported L3 cache for the 8-core Xeon® Processor uses 0.3816 µm02 cell in a 45nm high-K dielectric metal gate technology 9-copper layers. It is protected by double-error correction/triple-error detection ECC. The basic building block is designed to support completely different floorplan styles on 2 processors with large L3 cache. Off die fuse storage enables high resolution repair coverage.

[1] Yong-Gee Ng,et al. A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology , 2009, IEEE Journal of Solid-State Circuits.

[2] Uddalak Bhattacharya,et al. A 153Mb-SRAM Design with Dynamic Stability Enhancement and Leakage Reduction in 45nm High-Κ Metal-Gate CMOS Technology , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3] Szu-Liang Chen,et al. The 65nm 16MB On-Die L3 Cache for a Dual Core Multi-Threaded Xeon/sup ~/ Processor , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[4] R. Chau,et al. A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.