A channel-erasing 1.8 V-only 32 Mb NOR flash EEPROM with a bit-line direct-sensing scheme
暂无分享,去创建一个
T. Watanabe | Y. Takano | S. Atsumi | H. Shiga | M. Saito | T. Tanzawa | T. Taura | T. Miyaba | M. Matsui | K. Isobe | S. Kitamura | S. Mori
[1] M. Kurata,et al. Novel 0.44 /spl mu/m/sup 2/ Ti-salicide STI cell technology for high-density NOR flash memories and high performance embedded application , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[2] Mamun Ur Rashid,et al. A 3.3V 50MHz synchronous 16Mb flash memory , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[3] S. Atsumi,et al. A sampling weak-program method to tighten Vth-distribution of 0.5 V for low-voltage flash memories , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).
[4] S. Yamada,et al. A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[5] S. Haddad,et al. An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell , 1990, IEEE Electron Device Letters.
[6] J.C. Chen,et al. A 2.7 V only 8 Mb/spl times/16 NOR flash memory , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.
[7] Kewal K. Saluja,et al. A built-in self-test algorithm for row/column pattern sensitive faults in RAMs , 1990 .
[8] V. N. Kunett,et al. An In-system Reprogrammable 256k Cmos Flash Memory , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.
[9] Tetsuya Iizuka,et al. A 120ns 4Mb CMOS EPROM , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[10] Shinichi Kobayashi,et al. A New Erasing And Row Decoding Scheme For Low Supply Voltage Operation 16Mb/64Mb Flash EEPROMs , 1991, 1991 Symposium on VLSI Circuits.
[11] Toru Tanzawa,et al. Optimization of word-line booster circuits for low-voltage flash memories , 1999 .
[12] Fujio Masuoka,et al. A 256-kbit flash E/SUP 2/PROM using triple-polysilicon technology , 1987 .
[13] T. Sato,et al. A 5-V-only 16-Mb flash memory with sector erase mode , 1992 .
[14] K. E. Kuijk,et al. A precision reference voltage source , 1973 .
[15] Y. Iyama,et al. A 3.3 V-only 16 Mb flash memory with row-decoding scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[16] K. Kanzaki,et al. A programmable 256K CMOS EPROM with on-chip test circuits , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.