An FPGA Implementation of Parallel Hardware Architecture for the Real-time Window-based Image Processing

A window-based image processing is an elementary part of image processing area. Because window-based image processing is computationally intensive and data intensive, it is hard to perform ail of the operations of a window-based image processing in real-time by using a software program on general-purpose computers. This paper proposes a parallel hardware architecture that can perform a window-based image processing in real-time using FPGA(Field Programmable Gate Array). A dynamic threshold circuit and a local histogram equalization circuit of the proposed architecture are designed using VHDL(VHSIC Hardware Description Language) and implemented with an FPGA. The performances of both implementations are measured.

[1]  Charles W. Kurak Adaptive histogram equalization: a parallel implementation , 1991, [1991] Computer-Based Medical Systems@m_Proceedings of the Fourth Annual IEEE Symposium.

[2]  Lee-Sup Kim,et al.  An advanced contrast enhancement using partially overlapped sub-block histogram equalization , 2001, IEEE Trans. Circuits Syst. Video Technol..