Efficient premature edge breakdown prevention in SiAPD fabrication using the standard CMOS process

The effects of premature edge breakdown (PEB) and available PEB prevention (PEBP) techniques in silicon avalanche photodiode fabrication using the standard complementary metal?oxide?semiconductor (CMOS) process are scrutinized in this paper. Impact of device simulation and its induced impacts on fabrication are addressed based on our design, simulation and fabrication experiences. Three most common PEBP techniques are implemented followed by a systematic study aimed at miniaturization, while optimizing the overall performance. The p-well-, p-sub- and n-well-based PEBP techniques are evaluated and compared based on simulation and fabrication results using the standard CMOS process. The results demonstrate that the n-well guard ring offers the most efficient PEBP technique. This technique offers a high-gain (?800), low-noise dark current rate (DCR = 40?Hz), high detection efficiency (70%) avalanche photodiode with a higher functionality probability.

[1]  M. Deen,et al.  Fully Integrated Single Photon Avalanche Diode Detector in Standard CMOS 0.18- $\mu$m Technology , 2008, IEEE Transactions on Electron Devices.

[2]  V. Milovanovi,et al.  Advanced Breakdown Modeling for Solid-State Circuit Design , 2010 .

[3]  D. Stoppa,et al.  Single-Photon Avalanche Diode CMOS Sensor for Time-Resolved Fluorescence Measurements , 2009, IEEE Sensors Journal.

[4]  M. Tyagi,et al.  Zener and avalanche breakdown in silicon alloyed p-n junctions—I: Analysis of reverse characteristics☆ , 1968 .

[5]  S. Esener,et al.  STI-Bounded Single-Photon Avalanche Diode in a Deep-Submicrometer CMOS Technology , 2006, IEEE Electron Device Letters.

[6]  E. Charbon,et al.  Single-Photon Synchronous Detection , 2009, IEEE Journal of Solid-State Circuits.

[7]  R. Popovic,et al.  Low-noise silicon avalanche photodiodes fabricated in conventional CMOS technologies , 2002 .

[8]  L. Grant,et al.  A High-Performance Single-Photon Avalanche Diode in 130-nm CMOS Imaging Technology , 2012, IEEE Electron Device Letters.

[9]  Mohamad Sawan,et al.  Fully integrated CMOS avalanche photodiode and distributed-gain TIA for CW-fNIRS , 2011, 2011 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[10]  P. Meredith,et al.  Electronic and optoelectronic materials and devices inspired by nature , 2013, Reports on progress in physics. Physical Society.

[11]  Woo-Young Choi,et al.  Effects of Guard-Ring Structures on the Performance of Silicon Avalanche Photodetectors Fabricated With Standard CMOS Technology , 2012, IEEE Electron Device Letters.

[12]  W. Shockley,et al.  Avalanche Effects in Silicon p—n Junctions. I. Localized Photomultiplication Studies on Microplasmas , 1963 .

[13]  H. Yilmaz,et al.  Optimization and surface charge sensitivity of high-voltage blocking structures with shallow junctions , 1991 .

[14]  Mohammad Azim Karami,et al.  Deep-submicron CMOS Single Photon Detectors and Quantum Effects , 2011 .