Diversifying wear index for MLC NAND flash memory to extend the lifetime of SSDs
暂无分享,去创建一个
[1] Young-Ho Lim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .
[2] Paul H. Siegel,et al. Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[3] Yeong-Taek Lee,et al. A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories , 2008, IEEE Journal of Solid-State Circuits.
[4] Li-Pin Chang,et al. On efficient wear leveling for large-scale flash-memory storage systems , 2007, SAC '07.
[5] Anand Kulkarni,et al. nand Flash Memory and Its Role in Storage Architectures , 2008, Proceedings of the IEEE.
[6] Onur Mutlu,et al. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[7] David Hung-Chang Du,et al. Rejuvenator: A static wear leveling algorithm for NAND flash memory with minimized overhead , 2011, 2011 IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST).
[8] Youngjae Kim,et al. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.
[9] Peter Desnoyers,et al. Write Endurance in Flash Drives: Measurements and Analysis , 2010, FAST.
[10] Sang-Won Lee,et al. A log buffer-based flash translation layer using fully-associative sector translation , 2007, TECS.