Cost Effective Implementation of Flux Limiter Functions Using Partial Reconfiguration
暂无分享,去创建一个
[1] Kenji Toda,et al. Bitstream Encryption and Authentication Using AES-GCM in Dynamically Reconfigurable Systems , 2008, IWSEC.
[2] Kazuomi Yamamoto,et al. A Common CFD Platform UPACS , 2000, ISHPC.
[3] Wayne Luk,et al. FPGA-based Streaming Computation for Lattice Boltzmann Method , 2007, 2007 International Conference on Field-Programmable Technology.
[4] Kenji Toda,et al. Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[5] Hideharu Amano,et al. Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[6] G. Botella,et al. Aerodynamics Analysis Acceleration through Reconfigurable Hardware , 2008, 2008 4th Southern Conference on Programmable Logic.
[7] Neil W. Bergmann,et al. Automatic Self-Reconfiguration of System-on-Chip Peripherals , 2007 .
[8] Brock J. LaMeres,et al. Dynamic reconfigurable computing architecture for aerospace applications , 2009, 2009 IEEE Aerospace conference.
[9] Takashi Yamane,et al. The Development of the UPACS CFD Environment , 2003, ISHPC.
[10] Sandi Habinc,et al. Dynamic Partial Reconfiguration in Space Applications , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.
[11] Satoru Yamamoto,et al. Systolic Architecture for Computational Fluid Dynamics on FPGAs , 2007 .
[12] Yuichi Matsuo,et al. Early Experience with Aerospace CFD at JAXA on the Fujitsu PRIMEPOWER HPC2500 , 2004, Proceedings of the ACM/IEEE SC2004 Conference.
[13] Kenji Toda,et al. A Secure Content Delivery System Based on a Partially Reconfigurable FPGA , 2008, IEICE Trans. Inf. Syst..
[14] William D. Smith,et al. Towards an RCC-Based Accelerator for Computational Fluid Dynamics Applications , 2004, The Journal of Supercomputing.
[15] Hideharu Amano,et al. Implementation and evaluation of an arithmetic pipeline on FLOPS-2D: multi-FPGA system , 2011, CARN.