The Energy Efficiency Of Iram Architectures

Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more energy efficient than conventional systems. The high density of DRAM permits a much larger amount of memory on-chip than a traditional SRAM cache design in a logic process. This allows most or all IRAM memory accesses to be satisfied on-chip. Thus there is much less need to drive high-capacitance off-chip buses, which contribute significantly to the energy consumption of a system. To quantify this advantage we apply models of energy consumption in DRAM and SRAM memories to results from cache simulations of applications reflective of personal productivity tasks on low power systems. We find that IRAM memory hierarchies consume as little as 22% of the energy consumed by a conventional memory hierarchy for memory-intensive applications, while delivering comparable performance. Furthermore, the energy consumed by a system consisting of an IRAM memory hierarchy combined with an energy efficient CPU core is as little as 40% of that of the same CPU core with a traditional memory hierarchy.

[1]  R. Stephany,et al.  A 200MHz 32b 0.5W CMOS RISC Microprocessor , 1998 .

[2]  Katherine Yelick,et al.  A Case for Intelligent DRAM: IRAM , 1998 .

[3]  Christoforos E. Kozyrakis,et al.  A case for intelligent RAM , 1997, IEEE Micro.

[4]  K. Yelick,et al.  Intelligent RAM (IRAM): chips that remember and compute , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  Katherine Yelick,et al.  A Case for Intelligent RAM: IRAM , 1997 .

[6]  Daniel W. Dobberpuhl,et al.  The Design of a High Performance Low Power Microprocessor , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[7]  Mark Horowitz,et al.  Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.

[8]  Dan Dobberpuhl.  The design of a high performance low power microprocessor , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[9]  Fong Pong,et al.  Missing the Memory Wall: The Case for Processor/Memory Integration , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[10]  T. Shimizu,et al.  Performance evaluation of a microprocessor with on-chip DRAM and high bandwidth internal bus , 1996, Proceedings of Custom Integrated Circuits Conference.

[11]  R.C. Foss,et al.  Implementing application specific memory , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[12]  Y. Fujita,et al.  A 7.68 GIPS 3.84 GB/s 1W parallel image processing RAM integrating a 16 Mb DRAM and 128 processors , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  R. Busch,et al.  A 1 MB, 100 MHz integrated L2 cache memory with 128b interface and ECC protection , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  N. Okumura,et al.  A multimedia 32 b RISC microprocessor with 16 Mb DRAM , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  K. Hose,et al.  A 200 MHz 256 kB second level cache with 1.6 GB/s data bandwidth , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[16]  Zarka Cvetanovic,et al.  Performance characterization of the Alpha 21164 microprocessor using TP and SPEC workloads , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.

[17]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[18]  T. Ikeda.  ThinkPad low-power evolution , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[19]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[20]  S. W. Depp,et al.  Technology directions for portable computers , 1995, Proc. IEEE.

[21]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[22]  T. Takahashi,et al.  A 29 ns 64 Mb DRAM with hierarchical array architecture , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[23]  Thomas D. Burd,et al.  Energy efficient CMOS microprocessor design , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.

[24]  Steve Renals,et al.  DECODER TECHNOLOGY FOR CONNECTIONIST LARGE VOCABULARY SPEECH RECOGNITION , 1995 .

[25]  Scott Shenker,et al.  Scheduling for reduced CPU energy , 1994, OSDI '94.

[26]  Toshinori Sato,et al.  Power and performance simulator: ESP and its application for 100 MIPS/W class RISC design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[27]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[28]  Steven Przybylski,et al.  New DRAM Technologies: A Comprehensive Analysis of the New Architecture , 1994 .

[29]  M. Culbert.  Low power hardware for a high performance PDA , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[30]  Low power hardware for a high performance PDA , 1994, Proceedings of COMPCON '94.

[31]  M. Garris.  NIST form-based handprint recognition system , 1994 .

[32]  Thomas D. Burd,et al.  System design of a multimedia I/O terminal , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[33]  N. Kasai,et al.  A 30 ns 64 Mb DRAM with built-in self-test and repair function , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[34]  Masaru Sasago,et al.  A 64Mb DRAM With Meshed Power Line And Distributed Sense-amplifier Driver , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[35]  Toshiya Uchida,et al.  A 40ns 64Mb DRAM With Current-sensing Data-bus Amplifier , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[36]  V. Rich.  Personal communication , 1989, Nature.

[37]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .