“Sweet Spots” in Moderate Inversion for MOSFET Squarer Transconductors

Two "sweet spots" are analytically identified to enable MOSFET squarer differential transconductors to efficiently operate in moderate inversion. Measurements at low frequencies demonstrate the practicality of using moderate inversion when input signals are limited to about 200 mVpk-pk. At the first sweet spot, very low distortion of significantly less than 0.5% total harmonic distortion is possible. For comparison, the sweet spot for the third harmonic is shown for the linear differential transconductor. This brief also discusses the effect of the variations in threshold voltage on the location of the sweet spots, and demonstrates that this sensitivity can be greatly reduced using an appropriate biasing circuit. The proposed approach is of particular interest for low voltage and low current squarer transconductance applications.

[1]  A.J. Lopez-Martin,et al.  A CMOS transconductor with multidecade tuning using balanced current scaling in moderate inversion , 2005, IEEE Journal of Solid-State Circuits.

[2]  D.B.M. Klaassen,et al.  RF-distortion in deep-submicron CMOS technologies , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[3]  D.J. Comer,et al.  Using the weak inversion region to optimize input stage design of CMOS op amps , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  D. G. Haigh,et al.  Factors influencing intermodulation distortion performance of a FET , 1997, IEEE MTT/ED/AP/LEO Societies Joint Chapter United Kingdom and Republic of Ireland Section. 1997 Workshop on High Performance Electron Devices for Microwave and Optoelectronic Applications. EDMO (Cat..

[5]  Stilianos Siskos,et al.  Design of voltage-mode and current-mode computational circuits using floating-gate MOS transistors , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Calvin Plett,et al.  RF circuit implications of moderate inversion enhanced linear region in MOSFETs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Andreas Demosthenous,et al.  Motion estimation processor using mixed-signal approach , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Andreas Demosthenous,et al.  Possible benefits of moderate inversion for MOSFET transconductors , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  Andreas Demosthenous,et al.  Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .