VLSI design of turbo decoder for integrated communication system-on-chip applications
暂无分享,去创建一个
A high-throughput low-power turbo decoder core has been developed for integrated communication system applications such as Digital Video Broadcast (DVB), satellite communications, wireless LAN, digital TV, cable modem, and xDSL systems. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction (FEC) techniques. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products. The turbo decoder core provides FEC of up to 15 Mbit/s on a 0.13-micron CMOS FPGA prototyping chip at a power of 0.1 watt.
[1] Dariush Divsalar,et al. Soft-input soft-output modules for the construction and distributed iterative decoding of code networks , 1998, Eur. Trans. Telecommun..
[2] Sergio Benedetto,et al. Unveiling turbo codes: some results on parallel concatenated coding schemes , 1996, IEEE Trans. Inf. Theory.
[3] Alain Glavieux,et al. Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .
[4] Mohammad Reza Soleymani,et al. Turbo Coding for Satellite and Wireless Communications , 2002 .