Historical Perspective on Scan Compression

The beginnings of the modern-day IC test trace back to the introduction of such fundamental concepts as scan, stuck-at faults, and the D-algorithm. Since then, several subsequent technologies have made significant improvements to the state of the art. Today, IC test has evolved into a multifaceted industry that supports innovation. Scan compression technology has proven to be a powerful antidote to this problem, as it has catalyzed reductions in test data volume and test application time of up to 100 times. This article sketches a brief history of test technology research, tracking the evolution of compression technology that has led to the success of scan compression. It is not our intent to identify specific inventors on a finegrained timeline. Instead, we present the important concepts at a high level, on a coarse timeline. Starting in 1998 and continuing to the present, numerous scan-compression-related inventions have had a major impact on the test landscape. However, this article also is not a survey of the various scan compression methods. Rather, we focus on the evolution of the types of constructs used to create breakthrough solutions.

[1]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[2]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[4]  Subhasish Mitra,et al.  XPAND: an efficient test stimulus compression technique , 2006, IEEE Transactions on Computers.

[5]  Rohit Kapur,et al.  Changing the scan enable during shift , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[6]  Wu-Tung Cheng,et al.  Compression mode diagnosis enables high volume monitoring diagnosis flow , 2005, IEEE International Conference on Test, 2005..

[7]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[8]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Srikanth Venkataraman,et al.  Enabling yield analysis with X-compact , 2005, IEEE International Conference on Test, 2005..

[10]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[11]  Shianling Wu,et al.  VirtualScan: a new compressed scan technology for test cost reduction , 2004 .

[12]  Ad J. van de Goor,et al.  Test point insertion for compact test sets , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[13]  Rohit Kapur,et al.  Minimizing the Impact of Scan Compression , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[14]  Nur A. Touba,et al.  Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.

[15]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.