Temperature-dependent threshold voltage analysis of surrounding/cylindrical gate fully depleted thin film SOI MOSFET in the range 77 to 520 K

Threshold voltage analysis of surrounded gate SOI MOSFET is developed in terms of double gate and cylindrical gate MOSFETs. The temperature dependence of the threshold voltage is then studied using a Gaussian profile in the temperature range 77 to 520 K and the advantages of the surrounding gate over cylindrical and double gate SOI MOSFETs are discussed. The reduced short channel effect and operation over a large temperature range makes the surrounded gate SOI MOSFET a better choice for future VLSI/ULSI application.

[1]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[2]  Shyh Wang,et al.  Fundamentals of semiconductor theory and device physics , 1989 .

[3]  T. Tsuchiya,et al.  Experimental 0.25-/spl mu/m-gate fully depleted CMOS/SIMOX process using a new two-step LOCOS isolation technique , 1995 .

[4]  D. Flandre,et al.  Modeling of ultrathin double-gate nMOS/SOI transistors , 1994 .

[5]  J. Gibbons,et al.  One-gate-wide CMOS Inverter on laser-recrystallized polysilicon , 1980, IEEE Electron Device Letters.

[6]  F. B. Micheletti,et al.  Foreword SOS special issue—SOS technology , 1978 .

[7]  N. Arora.  MOSFET Models for VLSI Circuit Simulation , 1993 .

[8]  J. C. Lee,et al.  Demonstration of the benefits of SOI for high temperature operation , 1988, Proceedings. SOS/SOI Technology Workshop.

[9]  A 2D analytic field-dependent-mobility model for the I-V characteristics of thin film fully-depleted SOI MOSFETs , 1995 .

[10]  R. S. Gupta,et al.  A new two-dimensional short channel model for the drain current-voltage characteristics of a fully depleted SOI (silicon-on-insulator) MOSFET , 1995 .

[11]  T. Sugii,et al.  Analytical threshold voltage model for short channel double-gate SOI MOSFETs , 1996 .

[12]  Enrico Sangiorgi,et al.  Scaling the MOS transistor below 0.1 /spl mu/m: methodology, device structures, and technology requirements , 1994 .

[13]  M. Shur.  Physics of Semiconductor Devices , 1969 .

[14]  S-L. Jang,et al.  An analytical surrounding gate MOSFET model , 1998 .

[15]  S. Selberherr.  MOS device modeling at 77 K , 1989 .

[16]  C. Sah.  Fundamentals of Solid State Electronics , 1991 .

[17]  James D. Plummer,et al.  A simple model for threshold voltage of surrounding-gate MOSFET's , 1998 .

[19]  Subhasis Haldar,et al.  Analytical two-dimensional modeling for potential distribution and threshold voltage of the short-channel fully depleted SOI (silicon-on-insulator) MOSFET , 1994 .

[20]  James C. Sturm,et al.  Performance Advantages of Submicron Silicon-On-Insulator Devices for ULSI , 1987 .

[21]  L. D. Yau,et al.  A simple theory to predict the threshold voltage of short-channel IGFET's , 1974 .

[22]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[23]  G. Groeseneken,et al.  Temperature dependence of threshold voltage in thin-film SOI MOSFETs , 1990, IEEE Electron Device Letters.

[24]  Fumio Horiguchi,et al.  Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's , 1991 .

[25]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.

[26]  Manoj K. Pandey,et al.  Thermal characterization of a double-gate silicon-on-insulator MOSFET , 1999 .

[27]  K. K. Young.  Analysis of conduction in fully depleted SOI MOSFETs , 1989 .

[28]  Jason C. S. Woo,et al.  Subthreshold characteristics of fully depleted submicrometer SOI MOSFET's , 1995 .