Multiobjective Simulated Annealing for Design of Combinational Logic Circuits
暂无分享,去创建一个
Wei Zhang | Xuan Wang | Yuanxiang Li | Guoliang He | Zhifeng Dai | Wei Zhang | Yuanxiang Li | Xuan Wang | Guoliang He | Zhifeng Dai
[1] Julian F. Miller,et al. Circuit layout evolution: an evolvable hardware approach , 1999 .
[2] Zhao Shu. Intrinsic Hardware Evolution Based on a Prototype of Function Level FPGA , 2002 .
[3] Isamu Kajitani,et al. Variable length chromosome GA for evolvable hardware , 1996, Proceedings of IEEE International Conference on Evolutionary Computation.
[4] Y.Y.H. Lam. Simulated annealing based analog circuit synthesizer , 2002, 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering. TENCOM '02. Proceedings..
[5] Willard Van Orman Quine,et al. A Way to Simplify Truth Functions , 1955 .
[6] Carlos A. Coello Coello,et al. Design of combinational logic circuits through an evolutionary multiobjective optimization approach , 2002, Artificial Intelligence for Engineering Design, Analysis and Manufacturing.
[7] Hazem M. Abbas,et al. Combinational circuit design using evolutionary algorithms , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).
[8] Kang Li. EVOLVABLE HARDWARE REALIZED WITH FUNCTION TYPE PROGRAMMABLE DEVICE , 1999 .
[9] E. McCluskey. Minimization of Boolean functions , 1956 .
[10] M. Karnaugh. The map method for synthesis of combinational logic circuits , 1953, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.