论文信息 - An All-Digital Phase-Locked Loop with High-Resolution for SoC Applications

An All-Digital Phase-Locked Loop with High-Resolution for SoC Applications

In this paper, we propose a very high-resolution all-digital phase-locked loop (ADPLL), which is designed with the cell library and described by hardware description language (HDL). The proposed ADPLL uses a novel digitally controlled oscillator (DCO) to achieve 1.06ps resolution and the proposed DCO can extend the controllable range easily. The dead zone of the proposed phase/frequency detector (PFD) is 5ps. The proposed ADPLL can be easily ported to different process as a soft intellectual property (IP) block, making it very suitable for system-on-chip (SoC) and system-level applications

Ching-Che Chung | Duo Sheng | Chen-Yi Lee

[1] Jen-Shiun Chiang,et al. The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock , 1999 .

[2] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[3] Ching-Che Chung,et al. A novel digitally-controlled varactor for portable delay cell design , 2004 .

[4] Ching-Che Chung,et al. An all-digital phase-locked loop for high-speed clock generation , 2003 .

[5] Chen-Yi Lee,et al. Design and analysis of a portable high-speed clock generator , 2001 .

[6] P. Nilsson,et al. A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.