A semi-digital delay locked loop for clock skew minimization

A two-step approach for fast locking of a DLL (delay-locked-loop) circuit is discussed. The locking process consists of two steps; the coarse tuning in digital domain by tapping a delay position for fast coarse locking, and the accurate phase synchronization between the external clock and the internal clock in analog operation mode. With this two step approach, fast locking and low phase error can be simultaneously achieved.

[1]  Yachin Afek,et al.  High resolution multi-frequency digital phase locked loop , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[2]  Seung-Hoon Lee,et al.  Skew minimization techniques for 256M-bit synchronous DRAM and beyond , 1996 .

[3]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[4]  Thomas H. Lee,et al.  A 2.5 V delay-locked loop for an 18 Mb 500 MB/s DRAM , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[5]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  Deog-Kyoon Jeong,et al.  A 960 Mbps/pin interface for skew-tolerant bus using low jitter PLL , 1996 .

[7]  Chih-Kong Ken Yang,et al.  A Cmos 500 Mbps/pin Synchronous Point to Point Link Interface , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.