Improving security against cache memory attacks for dual field multiplier design based on elliptic curve cryptography

The elliptic curve cryptographic (ECC) technique is employed for various security standards like security key management, digital signature and data authentication. The ECC technique is capable of undertaking sequential and equivalent mode processes through the unified design that is used equally for binary field and in the leading area of cryptosystems. Furthermore, a progressive transposition method and control information route are combined with the ECC mainframe, which offers efficient throughput, and adaptive calculation with low power. The dual-field Montgomery multiplier-carry save adder (DMM-CSA) structure is designed for the ECC system. The DMM structure has been developed using CSA in this method. The adder requires more number of Full Adders for the circuit design, which has occupied more area. To overcome this problem, this work introduces the dual field Vedic multiplier-look up table carry select adder (DVM-LCSLA) which is used to increase the performance of the ECC scheme for 256 bit. The first aim of the methods mentioned above is to develop a high-performance modular inversion for the ECC technique by employing application specified integrated chip and field programmable gate array (FPGA) implementation with the help of Verilog code. FPGA results indicate the analysis of power utilization, time delay information and Hardware area overhead in DVM-LCSLA used in ECC system compared to the state-of-art methods.

[1]  Zilong Liu,et al.  An Efficient and Flexible Hardware Implementation of the Dual-Field Elliptic Curve Cryptographic Processor , 2017, IEEE Transactions on Industrial Electronics.

[2]  Thanos Stouraitis,et al.  Efficient RNS Implementation of Elliptic Curve Point Multiplication Over ${\rm GF}(p)$ , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jeng-Shyang Pan,et al.  Low-latency digit-serial dual basis multiplier for lightweight cryptosystems , 2017, IET Inf. Secur..

[4]  Sherali Zeadally,et al.  An Analysis of RFID Authentication Schemes for Internet of Things in Healthcare Environment Using Elliptic Curve Cryptography , 2015, IEEE Internet of Things Journal.

[5]  Hsie-Chia Chang,et al.  Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  K.Geetha,et al.  Speed Efficient 64 Bit MAC Design using VEDIC Multiplier and Reversible Logic Gates , 2017 .

[7]  Reza Azarderakhsh,et al.  Efficient Algorithm and Architecture for Elliptic Curve Cryptography for Extremely Constrained Secure Applications , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Shiann-Rong Kuang,et al.  Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Gail-Joon Ahn,et al.  Role-Based Cryptosystem: A New Cryptographic RBAC System Based on Role-Key Hierarchy , 2013, IEEE Transactions on Information Forensics and Security.

[10]  Chih-Tsun Huang,et al.  Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Sylvain Guilley,et al.  End-to-end automated cache-timing attack driven by machine learning , 2020, Journal of Cryptographic Engineering.

[12]  Wei-Kuan Shih,et al.  Robust elliptic curve cryptography-based three factor user authentication providing privacy of biometric data , 2013, IET Inf. Secur..

[13]  Xin Lou,et al.  Low-Latency, Low-Area, and Scalable Systolic-Like Modular Multipliers for $GF(2^{m})$ Based on Irreducible All-One Polynomials , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  S. Karthikeyan,et al.  Performance improvement of elliptic curve cryptography system using low power, high speed 16 × 16 Vedic multiplier based on reversible logic , 2020 .

[15]  Huaqun Wang,et al.  Lightweight anonymous key distribution scheme for smart grid using elliptic curve cryptography , 2016, IET Commun..

[16]  Yinan Kong,et al.  High-Performance FPGA Implementation of Modular Inversion over F_256 for Elliptic Curve Cryptography , 2015, 2015 IEEE International Conference on Data Science and Data Intensive Systems.

[18]  Reza Azarderakhsh,et al.  High-Performance Two-Dimensional Finite Field Multiplication and Exponentiation for Cryptographic Applications , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Vandana Shukla,et al.  A Novel Approach for Reversible Realization of 4 × 4 Bit Vedic Multiplier Circuit , 2020 .

[20]  R. Vijay Sai,et al.  Undeviating Adaptive Sheltered Cryptography (UASC) method based low power and high secure cache memory design , 2019, Microprocess. Microsystems.

[21]  Reza Azarderakhsh,et al.  Parallel and High-Speed Computations of Elliptic Curve Cryptography Using Hybrid-Double Multipliers , 2015, IEEE Transactions on Parallel and Distributed Systems.

[22]  Rached Tourki,et al.  High Performances ASIC based Elliptic Curve Cryptographic Processor over GF(2 m ) , 2011 .