Techniques and algorithms for fault grading of FPGA interconnect test configurations

Conventional fault simulation techniques for field programmable gate arrays (FPGAs) are very complicated and time consuming. The alternative, FPGA fault emulation technique, is incomplete and can be used only after the FPGA chip is manufactured. In this paper, we present efficient algorithms for computing the fault coverage of a given FPGA test configuration. The faults considered are opens and shorts in FPGA interconnects. The presented technique is able to report all detectable and undetectable faults and, compared with conventional methods, is orders of magnitude faster.

[1]  Mehdi Baradaran Tahoori,et al.  Fault grading FPGA interconnect test configurations , 2002, Proceedings. International Test Conference.

[2]  Hideo Fujiwara,et al.  A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[3]  Fabrizio Lombardi,et al.  Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[4]  Shahin Toutounchi,et al.  FPGA test and coverage , 2002, Proceedings. International Test Conference.

[5]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Jian Xu,et al.  Novel technique for built-in self-test of FPGA interconnects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[8]  Russell Tessier,et al.  Interconnect testing in cluster-based FPGA architectures , 2000, Proceedings 37th Design Automation Conference.

[9]  Yervant Zorian,et al.  Different experiments in test generation for XILINX FPGAs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..