Techniques and algorithms for fault grading of FPGA interconnect test configurations
暂无分享,去创建一个
[1] Mehdi Baradaran Tahoori,et al. Fault grading FPGA interconnect test configurations , 2002, Proceedings. International Test Conference.
[2] Hideo Fujiwara,et al. A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).
[3] Fabrizio Lombardi,et al. Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[4] Shahin Toutounchi,et al. FPGA test and coverage , 2002, Proceedings. International Test Conference.
[5] Charles E. Stroud,et al. Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[6] Jian Xu,et al. Novel technique for built-in self-test of FPGA interconnects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[7] William H. Kautz,et al. Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.
[8] Russell Tessier,et al. Interconnect testing in cluster-based FPGA architectures , 2000, Proceedings 37th Design Automation Conference.
[9] Yervant Zorian,et al. Different experiments in test generation for XILINX FPGAs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[10] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..