High-speed monolithically integrated silicon photoreceivers fabricated in 130-nm CMOS technology

A complementary metal-oxide-semiconductor (CMOS) monolithically integrated photoreceiver is presented. The circuit was fabricated in a 130-nm unmodified CMOS process flow on 2-/spl mu/m-thick silicon-on-insulator substrates. The receiver operated at 8 Gb/s with 2-dBm average input optical power and a bit error rate of less than 10/sup -9/. The integrated lateral p-i-n photodetector was simultaneously realized with the amplifier and had a responsivity of 0.07 A/W at 850 nm. The measured receiver sensitivities at 5, 3.125, 2, and 1 Gb/s, were -10.9, -15.4, -16.5, and -19 dBm, respectively. A 3-V single-supply operation was possible at bit rates up to 3.125 Gb/s. The transimpedance gain of the receivers was in the range 53.4-31 dB/spl Omega/. The circuit dissipated total power between 10 mW and 35 mW, depending on the design.

[1]  P. Lim,et al.  A 3.3-V monolithic photodetector/CMOS-preamplifier for 531 Mb/s optical data link applications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  D. Hartman,et al.  A monolithic silicon photodetector/amplifier IC for fiber and integrated optics application , 1985, Journal of Lightwave Technology.

[3]  K. Wong,et al.  High‐speed and high‐sensitivity silicon‐on‐insulator metal‐semiconductor‐metal photodetector with trench structure , 1996 .

[4]  Joe C. Campbell,et al.  High-speed monolithic silicon photoreceivers on high resistivity and SOI substrates , 2001 .

[5]  H. Zimmermann,et al.  A monolithically integrated 1-Gb/s optical receiver in 1-μm CMOS technology , 2001, IEEE Photonics Technology Letters.

[6]  Joe C. Campbell,et al.  Design and implementation of high-speed planar Si photodiodes fabricated on SOI substrates , 1999 .

[7]  Zhenqiang Ma,et al.  Monolithically integrated multichannel SiGe/Si p-i-n-HBT photoreceiver arrays , 2000, Journal of Lightwave Technology.

[8]  J.C. Campbell,et al.  A monolithically integrated 1-Gb/s silicon photoreceiver , 1999, IEEE Photonics Technology Letters.

[9]  T. K. Woodward,et al.  Low-power, small-footprint gigabit Ethernet-compatible optical receiver circuit in 0.25 /spl mu/m CMOS , 2000 .

[10]  Peter A. Franaszek,et al.  A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code , 1983, IBM J. Res. Dev..

[11]  Yuan Taur,et al.  High performance 0.1 /spl mu/m CMOS devices with 1.5 V power supply , 1993, Proceedings of IEEE International Electron Devices Meeting.

[12]  Stephen B. Alexander,et al.  Optical Communication Receiver Design , 1997 .

[13]  J.C. Campbell,et al.  A high-speed monolithic silicon photoreceiver fabricated on SOI , 2000, IEEE Photonics Technology Letters.