Exploring the Design of 64- and 256-Core Power Efficient Nanophotonic Interconnect

High-performance and low-power network-on-chips (NoCs) will be required to support the increasing number of cores in future chip multiprocessors. In this paper, we propose a scalable low-power 64-core NoC design called PROPEL that uses emerging nanophotonic technology. PROPEL strikes a balance between cheaper electronics and more expensive optics by facilitating nanophotonic interconnects for long distance interrouter communication and electrical switching for routing and flow control. In addition, PROPEL reduces the number of required components by facilitating communication in both the x- and y-directions. We also propose a 256-core scaled version of PROPEL called E-PROPEL that uses four separate PROPEL networks connected together by an optical crossbar. We also propose two different optical crossbar implementations using single and double microring resonators, where the single microring design has minimal optical losses (-4.32 dB) and the double microring design has minimal area overhead (0.0576 mm2). We have simulated both PROPEL and E-PROPEL using synthetic and SPLASH-2 traffic, where our results indicate that PROPEL and E-PROPEL significantly reduce power (tenfold) and increase performance (twofold) over other well-known electrical networks.

[1]  William J. Dally,et al.  Design tradeoffs for tiled CMP on-chip networks , 2006, ICS '06.

[2]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[3]  Avinash Kodi,et al.  System simulation methodology of optical interconnects for high- performance computing systems , 2007 .

[4]  B. Jalali,et al.  Silicon Photonics , 2006, Journal of Lightwave Technology.

[5]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[6]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[7]  David A. B. Miller,et al.  Device Requirements for Optical Interconnects to Silicon Chips , 2009, Proceedings of the IEEE.

[8]  Michal Lipson,et al.  High confinement micron-scale silicon nitride high Q ring resonator. , 2009, Optics express.

[9]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[10]  C.L. Schow,et al.  Ge-on-SOI-Detector/Si-CMOS-Amplifier Receivers for High-Performance Optical-Communication Applications , 2007, Journal of Lightwave Technology.

[11]  Roberto Proietti,et al.  Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks , 2009 .

[12]  L. Sekaric,et al.  Ultra-compact, low RF power, 10 Gb/s silicon Mach-Zehnder modulator. , 2007, Optics express.

[13]  Milo M. K. Martin,et al.  Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.

[14]  Ian O'Connor,et al.  Optical solutions for system-level interconnect , 2004, SLIP '04.

[15]  David H. Albonesi,et al.  Phastlane: a rapid transit optical routing network , 2009, ISCA '09.

[16]  William J. Dally,et al.  Flattened butterfly: a cost-efficient topology for high-radix networks , 2007, ISCA '07.

[17]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[18]  Hui Chen,et al.  On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions , 2005, IEEE Journal of Selected Topics in Quantum Electronics.

[19]  Onur Mutlu,et al.  Express Cube Topologies for on-Chip Interconnects , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[20]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[21]  Eby G. Friedman,et al.  On-chip optical interconnect roadmap: challenges and critical directions , 2005 .

[22]  Christopher Batten,et al.  Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[23]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[24]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[25]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, MICRO.

[26]  Alyssa B. Apsel,et al.  Leveraging Optical Technology in Future Bus-based Chip Multiprocessors , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[27]  Qianfan Xu,et al.  High Speed Carrier Injection 18 Gb/s Silicon Micro-ring Electro-optic Modulator , 2007, LEOS 2007 - IEEE Lasers and Electro-Optics Society Annual Meeting Conference Proceedings.

[28]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[29]  J. Ballato,et al.  Ultracompact AWG Using Air-Trench Bends With Perfluorocyclobutyl Polymer Waveguides , 2008, Journal of Lightwave Technology.