The Effect of Feedback Sampling Clock Jitter on the Performance of Direct Learning Digital Predistortion in Wideband Systems

The sampling clock accuracy of the digital predistortion (DPD) feedback path is limited by nonideal electronic components, which introduces random clock jitter and thus degrades the system performance. In this letter, we analyzed the effect of feedback sampling clock jitter on the power amplifier (PA) model identification and hence on the DPD performance. The expression of the normalized mean square error (NMSE) caused by clock jitter is derived in terms of the variance of the jitter and the signal bandwidth. The theoretical analysis reveals that the performance degradation caused by clock jitter increases with the bandwidth of the orthogonal frequency division multiplex (OFDM) signal. Simulation results demonstrate that the NMSE performance degradation is consistent with the theoretical curve. The adjacent channel leakage ratio (ACLR) performance degradation for a long term evolution (LTE)-advanced signal with 100 MHz bandwidth and a clock jitter of 0.5 ps is about 5 dB greater than the performance degradation caused by conventional feedback impairment model.

[1]  Martin Clara,et al.  Jitter Noise of Sampled Multitone Signals , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Lei Yang,et al.  Oversampling to reduce the effect of timing jitter on high speed OFDM systems , 2010, IEEE Communications Letters.

[3]  Geoffrey Ye Li,et al.  Effect of timing jitter on OFDM-based UWB systems , 2006, IEEE Journal on Selected Areas in Communications.

[4]  Andreas Wiesbauer,et al.  On the jitter requirements of the sampling clock for analog-to-digital converters , 2002 .

[5]  Ali H. Sayed,et al.  Clock Jitter Compensation in High-Rate ADC Circuits , 2012, IEEE Transactions on Signal Processing.

[6]  V.,et al.  On the Problem of Time Jitter in Sampling * , 1998 .

[7]  Tao Jiang,et al.  An Overview: Peak-to-Average Power Ratio Reduction Techniques for OFDM Signals , 2008, IEEE Transactions on Broadcasting.

[8]  Jaehyok Yi,et al.  Adaptive Digital Feedback Predistortion Technique for Linearizing Power Amplifiers , 2007, IEEE Transactions on Microwave Theory and Techniques.

[9]  Sungho Choi,et al.  Adaptive Predistortion With Direct Learning Based on Piecewise Linear Approximation of Amplifier Nonlinearity , 2009, IEEE Journal of Selected Topics in Signal Processing.

[10]  Fangli Xu,et al.  Overview of 3GPP LTE-advanced carrier aggregation for 4G wireless communications , 2012, IEEE Communications Magazine.

[11]  Dennis R. Morgan,et al.  A robust digital baseband predistorter constructed using memory polynomials , 2004, IEEE Transactions on Communications.

[12]  Youxi Tang,et al.  A Predistortion Algorithm Based on Accurately Solving the Reverse Function of Memory Polynomial Model , 2012, IEEE Wireless Communications Letters.

[13]  Jaehyeong Kim,et al.  A Generalized Memory Polynomial Model for Digital Predistortion of RF Power Amplifiers , 2006, IEEE Transactions on Signal Processing.