Testability alternatives exploration through functional testing

The aim of this paper is to show the effectiveness of a high-level approach to testability analysis and test pattern generation, when analyzing different classes of architectures implementing the same specification. A unique test set is derived on the behavioral specification, based on a functional error model, which shows a high correlation with the single stuck-at-gate-level fault model. Such a test set is then tailored to the particular gate-level implementation by transforming it into a specific test sequence, based on the scheduling adopted by the high-level synthesis. Experimental results show that the application of such test sequences allows one to accurately evaluate the testability of the architecture in terms of gate-level fault coverage, in a fraction of the time required by a gate-level test pattern generator.

[1]  Sujit Dey,et al.  Power management in high-level synthesis , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[3]  Janak H. Patel,et al.  Addressing design for testability at the architectural level , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  J. Rabaey,et al.  Behavioral Level Power Estimation and Exploration , 1997 .

[5]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[6]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[7]  Fabrizio Ferrandi,et al.  How an "evolving" fault model improves the behavioral test generation , 1997, Proceedings Great Lakes Symposium on VLSI.

[8]  Fabrizio Ferrandi,et al.  Increase the behavioral fault model accuracy using high-level synthesis information , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[9]  Fabrizio Ferrandi,et al.  Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  W.M. vanCleemput,et al.  Computer hardware description languages and their applications , 1979, 16th Design Automation Conference.

[11]  Glenford J. Myers,et al.  Art of Software Testing , 1979 .