Synchronous dataflow architecture for network processors

Network processors are programmable, highly integrated communications circuits optimized to provide processing at high data and packet rates. The packet instruction set computer (PISC) architecture is a synchronous dataflow architecture developed for network processors. It uses a deep pipeline that contains two types of processing elements: PISC processors, which perform programmable data manipulation, and I/O processors, which provide access to shared resources such as look-up table memory, hardware accelerators, or coprocessors.

[1]  J. Carlstrom,et al.  A 40 Gb/s network processor with PISC/spl trade/ dataflow architecture , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Arthur H. Veen,et al.  Dataflow machine architecture , 1986, CSUR.

[3]  Edward A. Lee,et al.  Pipeline interleaved programmable DSP's: Architecture , 1987, IEEE Trans. Acoust. Speech Signal Process..

[4]  Todd A. Anderson,et al.  Requirements for Separation of IP Control and Forwarding , 2003, RFC.

[5]  John W. Backus,et al.  Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs , 1978, CACM.

[6]  Dake Liu,et al.  Embedded protocol processor for fast and efficient packet reception , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[7]  Edward A. Lee,et al.  Pipeline interleaved programmable DSP's: Synchronous data flow programming , 1987, IEEE Trans. Acoust. Speech Signal Process..

[8]  Suresh Venkatasubramanian.  The Graphics Card as a Streaming Computer , 2003, ArXiv.

[9]  Fred Baker,et al.  Requirements for IP Version 4 Routers , 1995, RFC.

[10]  Suresh Venkatasubramanian.  The Graphics Card as a Stream Computer , 2003 .