Extending the Memory Hierarchy into Multiprocessor Interconnection Networks: A Performance Analysis