A new 5-transistor XOR-XNOR circuit based on the pass transistor logic

XOR-XNOR circuits are the basic building block of many arithmetic and encryption circuits. This paper proposes a low-power 5 transistor XOR-XNOR circuit. This paper also evaluates and compares the performance of various XOR-XNOR circuits. The performance of these circuits are based on 90nm process model at all range of supply voltage starting from 0.6V to 1.2V is evaluated by the comparison of the simulation results obtained from TSPICE. Simulation results reveal that the proposed circuit exhibit lower power-delay product (PDP), more power efficient and faster than the best available XOR-XNOR circuit in literature. The proposed circuit utilizes the least number of transistors and no complementary input signals is used.

[1]  Sudarshan Tiwari,et al.  New Design Methodologies for High Speed Low Power XOR-XNOR Circuits , 2009 .

[2]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[3]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[4]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[6]  Nabihah Ahmad,et al.  A new design of XOR-XNOR gates for low power application , 2011, 2011 International Conference on Electronic Devices, Systems and Applications (ICEDSA).

[7]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[8]  Kuo-Hsing Cheng,et al.  The novel efficient design of XOR/XNOR function for adder applications , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[9]  Wu-Shiung Feng,et al.  A new direct design for three-input XOR function on the transistor level , 1996 .

[10]  Mohamed A. Elgamel,et al.  Noise tolerant low voltage XOR-XNOR for fast arithmetic , 2003, GLSVLSI '03.

[11]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.