A Fully Differential Rail-to-Rail CMOS Capacitance Sensor With Floating-Gate Trimming for Mismatch Compensation

This paper presents a fully differential capacitance sensor employing the CBCM technique to map differential input capacitances into rail-to-rail differential output voltages. The circuit has been designed for measuring capacitances in the plusmn25-fF range, appropriate for sensing live cells using on-chip microelectrodes. An array architecture based on a shielded current routing bus has been developed for incorporating the capacitance measurement circuit into sensor arrays, with each pixel comprising four minimum-size digital transistors, enabling high-density integration. In addition to improving spatial resolution, the shielded current bus also eliminates the need for individual pixel calibration, conserves sensor evaluation speed, and provides protection from junction leakage. The sensor employs a 3-phase clocking scheme that enables on-chip gain tuning. The paper also presents a modified version of the sensor circuit incorporating floating-gate transistors for mismatch compensation and output offset cancellation, performed using a combination of impact-ionized channel hot electron injection and Fowler-Nordheim tunneling mechanisms. Chips comprising both versions of the sensor circuits in test arrays employing the shielded current routing bus were fabricated in a commercially available 2-poly, 3-metal, 0.5-mum CMOS process. The sensor operation was demonstrated by measuring on-chip test capacitances comprising single and interdigitated metal electrodes, configured using different capacitance compensation schemes. The differential sensor in combination with the shielded current bus exhibits a maximum sensitivity of 200 mV/fF, a resolution of 15 aF, and an output dynamic range of 65 dB.

[1]  Pamela Abshire,et al.  On-Line Histogram Equalization for Flash ADC , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  T. York,et al.  Microelectronic capacitance transducer for particle detection , 2004, IEEE Sensors Journal.

[3]  Mohamad Sawan,et al.  Novel direct-write CMOS-based laboratory-on-chip: Design, assembly and experimental results , 2007 .

[4]  Pamela Abshire,et al.  A 750-MHz 6-b Adaptive Floating-Gate Quantizer in 0.35-μm CMOS , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Timothy G. Constandinou,et al.  An auto-input-offset removing floating gate pseudo-differential transconductor , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  C. Gendarme,et al.  CMOS Circuit Design, Layout, and Simulation, 2nd edition [Book Review] , 2006, IEEE Circuits and Devices Magazine.

[7]  Pamela Abshire,et al.  A floating-gate comparator with automatic offset adaptation for 10-bit data conversion , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Paul E. Hasler,et al.  Programmable $G_{m}$– $C$ Filters Using Floating-Gate Operational Transconductance Amplifiers , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  S.B. Prakash,et al.  A Fully Differential Rail-to-Rail Capacitance Measurement Circuit for Integrated Cell Sensing , 2007, 2007 IEEE Sensors.

[10]  Paul Hasler,et al.  An Autozeroing Floating-Gate Amplifier , 2001 .

[11]  Sunay Shah,et al.  A temperature independent trimmable current source , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[12]  Ebrahim Ghafar-Zadeh,et al.  A CMOS-Based Capacitive Sensor for Laboratory-On-Chips: Design and Experimental Results , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  Xinzhi Liu,et al.  Robust impulsive synchronization of uncertain dynamical networks , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[15]  Paul Hasler,et al.  Indirect Programming of Floating-Gate Transistors , 2007, IEEE Trans. Circuits Syst. I Regul. Pap..

[16]  C. Hu,et al.  Investigation of interconnect capacitance characterization using charge-based capacitance measurement (CBCM) technique and three-dimensional simulation , 1998 .

[17]  J. Francisco Duque-Carrillo,et al.  Class-AB rail-to-rail CMOS analog buffer , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[18]  John D. Hyde,et al.  A 300-MS/s 14-bit digital-to-analog converter in logic CMOS , 2003, IEEE J. Solid State Circuits.

[19]  Pamela Abshire,et al.  Tracking cancer cell proliferation on a CMOS capacitance sensor chip. , 2008, Biosensors & bioelectronics.

[20]  Wolfgang H. Krautschneider,et al.  Charge-based capacitance measurements (CBCM) on MOS devices , 2002 .

[21]  Benjamin J. Blalock,et al.  A programmable current mirror for analog trimming using single poly floating-gate devices in standard CMOS technology , 2001 .

[22]  William D. Brown,et al.  Nonvolatile Semiconductor Memory Technology , 1997 .

[23]  C. Diorio,et al.  A simulation model for floating-gate MOS synapse transistors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[24]  Gert Cauwenberghs,et al.  Floating-gate adaptation for focal-plane online nonuniformity correction , 2001 .

[25]  P. Abshire,et al.  On-Chip Capacitance Sensing for Cell Monitoring Applications , 2007, IEEE Sensors Journal.

[26]  Pamela Abshire,et al.  A 144$\,\times\,$144 Current-Mode Image Sensor With Self-Adapting Mismatch Reduction , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  G. R. Facer,et al.  Capacitance cytometry: measuring biological cells one by one. , 2000, Proceedings of the National Academy of Sciences of the United States of America.

[28]  Pamela Abshire,et al.  A fully differential CMOS capacitance sensor design, testing and array architecture , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[29]  M. Sawan,et al.  High accuracy differential capacitive circuit for bioparticles sensing applications , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[30]  R. Thewes,et al.  A Fully Electronic Label-Free DNA Sensor Chip , 2007, IEEE Sensors Journal.