Direct Measurement of SET Pulse Widths in 0.2- $\mu$m SOI Logic Cells Irradiated by Heavy Ions
暂无分享,去创建一个
H. Saito | D. Kobayashi | S. Ishii | K. Hirose | D. Takahashi | K. Yamamoto | Y. Kuroda | Y. Yanagawa | S. Fukuda
[1] Ravi Narasimhan,et al. Error propagation analysis of V-BLAST with channel-estimation errors , 2005, IEEE Transactions on Communications.
[2] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .
[3] P. Eaton,et al. Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes , 2005, IEEE Transactions on Nuclear Science.
[4] K. Avery,et al. Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.
[5] R.D. Schrimpf,et al. Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.
[6] B. Narasimham,et al. On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.
[7] H. Saito,et al. SEU resistance in advanced SOI-SRAMs fabricated by commercial technology using a rad-hard circuit design , 2002 .
[8] P. Dodd,et al. Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.
[9] O. Faynot,et al. Insights on the transient response of fully and partially depleted SOI technologies under heavy-ion and dose-rate irradiations , 2002 .