A Fast Congestion-Aware Flow Control Mechanism for ID-Based Networks-on-Chip with Best-Effort Communication

Today industry is moving towards Multi-Processor Systems on Chip (MPSoCs) to take advantage of available parallelism. But common bus architectures for MPSoCs are not suitable as communication infrastructures, due to significant reduction in system throughput. To solve this problem, many Networks-on-Chip (NoCs) architectures have been proposed and analyzed extensively with respect to latency, area and power. The congestion control in NoCs for best-effort communication has gained importance among designers because of the increasing traffic load demand. This paper presents a fast congestion-aware flow control mechanism for ID-Based NoCs with best-effort communication. The proposed method utilizes the combination of local and global control mechanisms, i.e. congestion information at the local node, where the congestion occurs, provides expected injection rates to the corresponding traffic sources. The experimental results indicate that this method can achieve approximately the same network throughput for different traffic scenarios (Hot Spot, Bit Complement and All2One). This method is at least 76% faster than the standard back-pressure mechanism in informing the sending source about the congestion problem in the network (Congestion-Aware Time). The method also shows at least 35% latency improvement (depending upon traffic scenarios) compared to standard back-pressure mechanism.

[1]  Onur Mutlu,et al.  A case for bufferless routing in on-chip networks , 2009, ISCA '09.

[2]  Fernando Paganini,et al.  Scalable laws for stable network congestion control , 2001, Proceedings of the 40th IEEE Conference on Decision and Control (Cat. No.01CH37228).

[3]  Masoud Daneshtalab,et al.  BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs to Avoid Congestion , 2008 .

[4]  Dimitri P. Bertsekas,et al.  Data Networks , 1986 .

[5]  Henry Hoffmann,et al.  On-Chip Interconnection Architecture of the Tile Processor , 2007, IEEE Micro.

[6]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[7]  Chita R. Das,et al.  A low latency router supporting adaptivity for on-chip interconnects , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[8]  Sriram R. Vangal,et al.  A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.

[9]  Axel Jantsch,et al.  Interconnect-Centric Design for Advanced SOC and NOC , 2010 .

[10]  Masoud Daneshtalab,et al.  BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs , 2008, 2008 Design, Automation and Test in Europe.

[11]  Pedro López,et al.  A family of mechanisms for congestion control in wormhole networks , 2005, IEEE Transactions on Parallel and Distributed Systems.

[12]  Mithuna Thottethodi,et al.  Self-tuned congestion control for multiprocessor networks , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[13]  Fernando Gehm Moraes,et al.  Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip , 2010, SBCCI '10.

[14]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  Kees G. W. Goossens,et al.  Congestion-Controlled Best-Effort Communication for Networks-on-Chip , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[16]  Masoud Daneshtalab,et al.  Distributing Congestions in NoCs through a Dynamic Routing Algorithm based on Input and Output Selections , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[17]  Chris Fallin,et al.  Next generation on-chip networks: what kind of congestion control do we need? , 2010, Hotnets-IX.

[18]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[19]  Stephen W. Keckler,et al.  Regional congestion awareness for load balance in networks-on-chip , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[20]  Masoud Daneshtalab,et al.  EDXY - A low cost congestion-aware routing algorithm for network-on-chips , 2010, J. Syst. Archit..

[21]  Radu Marculescu,et al.  Prediction-based flow control for network-on-chip traffic , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[22]  William J. Dally,et al.  Globally Adaptive Load-Balanced Routing on Tori , 2004, IEEE Computer Architecture Letters.

[23]  Srinivasan Murali,et al.  Designing Reliable and Efficient Networks on Chips , 2009, Lecture Notes in Electrical Engineering.

[24]  Faizal Arya Samman.  Microarchitecture and Implementation of Networks-on-Chip with a Flexible Concept for Communication Media Sharing , 2010 .