Systolic VLSI compiler (SVC) for high performance vector quantisation chips

An overview is given of a systolic VLSI compiler (SVC) tool currently under development for the automated design of high performance digital signal processing (DSP) chips. Attention is focused on the design of systolic vector quantization chips for use in both speech and image coding systems. The software in question consists of a cell library, silicon assemblers, simulators, test pattern generators, and a specially designed graphics shell interface which makes it expandable and user friendly. It allows very high performance digital coding systems to br rapidly designed in VLSI.<<ETX>>

[1]  P.R. Cappello,et al.  Computer-aided design of VLSI FIR filters , 1987, Proceedings of the IEEE.

[2]  John V. McCanny,et al.  Systolic array system for vector quantization using transformed sub-band coding , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[3]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[4]  Robert W. Brodersen,et al.  Computer Generation of Digital Filter Banks , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  M. Hatamian,et al.  Parallel bit-level pipelined VLSI designs for high-speed signal processing , 1987, Proceedings of the IEEE.

[6]  H. T. Kung,et al.  Synchronizing Large VLSI Processor Arrays , 1985, IEEE Trans. Computers.

[7]  Peter R. Cappello,et al.  Systolic architectures for vector quantization , 1988, IEEE Trans. Acoust. Speech Signal Process..

[8]  Richard F. Lyon,et al.  Two's Complement Pipeline Multipliers , 1976, IEEE Trans. Commun..