High Performance Multiplierless Serial Pipelined VLSI Architecture for Real-Valued FFT
暂无分享,去创建一个
Jinti Hazarika | Shaik Rafi Ahamed | Harshal B. Nemade | Mohd Tasleem Khan | Mohd. Tasleem Khan | H. Nemade | S. Ahamed | Jinti Hazarika
[1] Pramod Kumar Meher. New approach to LUT implementation and accumulation for memory-based multiplication , 2009, 2009 IEEE International Symposium on Circuits and Systems.
[2] W. Arden. The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years , 2002 .
[3] Keshab K. Parhi,et al. A Serial Commutator Fast Fourier Architecture for Real-Valued Signals , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Feng Yu,et al. A Novel Memory-Based FFT Architecture for Real-Valued Signals Based on a Radix-2 Decimation-In-Frequency Algorithm , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Rikard Andersson,et al. Multiplierless Unity-Gain SDF FFTs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Keshab K. Parhi,et al. Serial and interleaved architectures for computing real FFT , 2015, 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).
[7] Jacob A. Abraham,et al. A high throughput FFT processor with no multipliers , 2009, 2009 IEEE International Conference on Computer Design.
[8] Shousheng He,et al. Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[9] Keshab K. Parhi,et al. FFT Architectures for Real-Valued Signals Based on Radix-$2^{3}$ and Radix-$2^{4}$ Algorithms , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Bingsheng He,et al. A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Oscar Gustafsson,et al. The Serial Commutator FFT , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] Mohd. Tasleem Khan,et al. Optimal Complexity Architectures for Pipelined Distributed Arithmetic-Based LMS Adaptive Filter , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.