A versatile 3.3 V/2.5 V/1.8 V CMOS I/O driver built in a 0.2 /spl mu/m 3.5 nm Tox 1.8 V CMOS technology

The continued scaling of transistor performance is delivering unprecedented microprocessor performance. However, the logic supply voltage, Vdd, is being reduced at a faster rate than the required I/O voltage level, OVDD. OVDD scales more slowly due to peripherals, which are built on mature technologies that require higher OVDD. Time-to-market constraints and chip integration issues further impose a single I/O driver as the desired solution. The I/O driver must meet the reliability constraints of the 3.3 V interface with a transistor that has a 3.5 nm Tox (no dual-gate oxide processing step). The 128b L2 interface must run at 400MHz clock rate and the 128b system interface at 150MHz. Both interfaces are compatible with the 3.3V/2.5V interfaces ofthe PowerPC TM 750, yet support more aggressive 1.8V systems.

[1]  G.P. Singh,et al.  A 1.9 V I/O buffer with gate-oxide protection and dynamic bus termination for 400 MHz UltraSparc microprocessor , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  D. Reid,et al.  450 MHz PowerPC/sup TM/ microprocessor with enhanced instruction set and copper interconnect , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Yusuke Ohtomo,et al.  A quarter-micron SIMOX-CMOS LVTTL-compatible gate array with an over 2,000 V ESD-protection circuit , 1996, Proceedings of Custom Integrated Circuits Conference.

[4]  S. Das,et al.  A high performance 1.8 V, 0.20 /spl mu/m CMOS technology with copper metallization , 1997, International Electron Devices Meeting. IEDM Technical Digest.