Testing the IBM Power 7™ 4 GHz eight core microprocessor

The IBM Power 7™ 4 GHz, eight core microprocessor introduced several new challenges for the Power 7 test team: new pervasive test architecture, 8 asynchronous processor cores, DRAM integrated on the same die as processor and enhanced thermal test requirements. The design complexity, time to market schedule compression, and rapid production ramp required innovation and new methods to meet these challenges. The following is an overview of the design for test architecture, manufacturing test methodology, thermal calibration, and rapid yield learning deployed to address these challenges and deliver a leadership server processor.

[1]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[2]  Pia Sanda,et al.  The attack of the "Holey Shmoos": a case study of advanced DFD and picosecond imaging circuit analysis (PICA) , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  S. Narasimha,et al.  High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography , 2006, 2006 International Electron Devices Meeting.

[4]  Eric M. Schwarz,et al.  IBM POWER6 microarchitecture , 2007, IBM J. Res. Dev..

[5]  Erik Nelson,et al.  A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache , 2011, IEEE Journal of Solid-State Circuits.

[6]  Aaron Tsai,et al.  Design and microarchitecture of the IBM system z10 microprocessor , 2009 .

[7]  B. L. Keller,et al.  Built-in self-test support in the IBM engineering design system , 1990 .

[8]  Gerard Salem,et al.  Functional Test and Speed/Power Sorting of the IBM POWER6 and Z10 Processors , 2008, 2008 IEEE International Test Conference.

[9]  K. McStay,et al.  Scaling deep trench based eDRAM on SOI to 32nm and Beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[10]  Thomas J. Snethen,et al.  Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chip , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).